Changes

Jump to: navigation, search
Implementation
The automatic test procedure consist of the following steps:
*The master test module computes the CRC32 of the test frame (Ref_CRC)
** The frame is considered as a data sequence where every pixel is composed of 3 bytes: the R-G-B data
*The master test module sends this value to the VTM; this is stored in a register implemented in the PL
*The master test module configures the DUT in order to visualize at the same time the test frame on the video outputs LVDS0, LVDS1, and HDMI
*The master test module enables the testing of the video streams
*The logic implemented in the PL:
**Synchronizes the video streamsand verify the video resolution and synchronism signals of every stream
**For each stream, it computes the CRC32 for every received frame in real-time. In case the computed value matches Ref_CRC, the counter of valid frames is incremented. Otherwise, the frame of the corrupted frames is increased.
*After a while, the master test module stops the video test and verify the counters. If all of the transmitted frames are good, the test is passed.
a000298_approval, dave_user
299
edits

Navigation menu