Bureaucrats, dave_user, Administrators
4,650
edits
Changes
→Introduction
{{InfoBoxTop}}
{{Applies To BoraX}}
{{InfoBoxBottom}}
==Introduction==
BORA Xpress (also denoted as BoraX) is the top-class Dual Cortex-A9 + FPGA CPU module by DAVE Embedded Systems, based on the recent Xilinx "Zynq" XC7Z015 / XC7Z030 application processor.
BORA Xpress offers great computational power, thanks to the rich set of peripherals, the Dual Cortex-A9 and the Artix-7 FPGA inside.
BORA Xpress is designed in order to keep full compatibility with the ULTRA Line CPU modules, to guarantee the premium quality and technical value of those customers that require top performances.
== Feature Summary ==
{| class="wikitable" |
| align="center" style="background:#f0f0f0;"|'''Feature'''
| align="center" style="background:#f0f0f0;"|'''Specifications'''
| align="center" style="background:#f0f0f0;"|'''Options'''
|-
| CPU||Xilinx Dual ARM Cortex-A9<br>ZYNQ XC7Z015/ZC7Z030 @ 666MHz (up to 1GHz) ||
|-
| Cache||L1: 32Kbyte instruction, 32Kbyte data<br>L2: 512Kbyte for each core ||
|-
| RAM|| DDR3 SDRAM @ 533 MHz<br>Up to 1 GB ||
|-
| SRAM|| On-chip RAM, 256 KB ||
|-
| Storage||Flash NOR SPI (8, 16 MB)<br>Flash NAND (all sizes up to 1GB, on request) ||
|-
|+ align="bottom" style="caption-side: bottom" | Table: CPU and Memories
|}
{| class="wikitable" |
| align="center" style="background:#f0f0f0;"|'''Feature'''
| align="center" style="background:#f0f0f0;"|'''Specifications'''
| align="center" style="background:#f0f0f0;"|'''Options'''
|-
| Coprocessors|| NEON™ & Single / Double Precision<br>Floating Point for each processor||
|-
| USB||Up to 2x 2.0 OTG ports ||
|-
| UARTs||Up to 2x UART ports ||
|-
| GPIO||Up to x lines, shared with other functions (interrupts available) ||
|-
| Networks||Ethernet 10/100/1000 Mbps ||
|-
| CAN||2x full CAN 2.0B compliant interfaces ||
|-
| SD/MMC||2x SD/SDIO 2.0/MMC3.31 compliant controllers ||
|-
| Serial buses||2x full-duplex SPI ports with three peripheral chip selects<br>2x master and slave I²C interfaces ||
|-
| Timers||2x triple timers/counters (TTC) ||
|-
| RTC ||On board (DS3232), external battery powered ||
|-
| Debug||JTAG IEEE 1149.1 Test Access Port<br>CoreSight™ and Program Trace Macrocell (PTM) ||
|-
|+ align="bottom" style="caption-side: bottom" | Table: Peripherals
|}
{| class="wikitable" |
| align="center" style="background:#f0f0f0;"|'''Feature'''
| align="center" style="background:#f0f0f0;"|'''Specifications'''
| align="center" style="background:#f0f0f0;"|'''Options'''
|-
| FPGA models||Artix™-7 / Kintex™-7||
|-
| Logic cells||74K to 125K||
|-
| LUTs||46K to 78K||
|-
| Flip flops||92K to 157K||
|-
| RAM||3.3Mb to 9.3Mb||
|-
| DSP slices||160 to 400||
|-
| Differential pairs||Up to 72 differential pairs for high freq. interfaces||
|-
| Serial Transceivers||4 Lanes up to 6.6Gbps
|-
|+ align="bottom" style="caption-side: bottom" | Table: Electrical, Mechanical and Environmental Specifications
|}
{| class="wikitable" |
| align="center" style="background:#f0f0f0;"|'''Feature'''
| align="center" style="background:#f0f0f0;"|'''Specifications'''
| align="center" style="background:#f0f0f0;"|'''Options'''
|-
| Supply Voltage||3.3V, on-board voltage regulation||
|-
| Active power consumption|| Please refer to [[Power_(BORAXpress)| Power consumption]] section||
|-
| Dimensions||85mm x 50mm||
|-
| Weight|| ||
|-
| MTBF|| ||
|-
| Operating temperature||0..70 °C<br>-40..+85 °C||
|-
| Connectors||3 x 140 pins 0.6mm pitch||
|-
|+ align="bottom" style="caption-side: bottom" | Table: Electrical, Mechanical and Environmental Specifications
|}
==Hardware==
Please refer to [[Hardware BORA_Xpress_SOM | Harware Manual (BORAXpress)]] for detailed hardware related information on BORA Xpress SOM.
=== Design Overview ===
Please refer to [[Watchdog (BORAXpress)|this page]] for more details.
== Software ==
Reference software is delivered as part of the [[BoraX_Embedded_Linux_Kit_(BXELK)|BoraX Embedded Linux Kit (BXELK)]]. [[BXELK_software_components|This page]] details how the software is organized. However, reading of [[Host_setup_and_development_flow_(BXELK)|this document]] is recommended to have a complete overview of the kit's organization.
