Bureaucrats, dave_user, Administrators
4,650
edits
Changes
→Introduction
{{InfoBoxTop}}
{{Applies To BoraX}}
{{InfoBoxBottom}}
The [[BORA_Xpress_SOM#Hardware | Hardware]] section provides detailed information about hardware interfaces and characteristics. This document will provide a functional overview of the module and will focus on system-related issues.
== Product Highlights ==
* Unmatched performance thanks to Dual ARM Cortex-A9 @ up to 1GHz
* SERDES: Xpress lanes up to 6.25 Gbps
* All memories you need: on-board NOR and NAND Flash
* Enabling smarter system thanks to Artix-7 or Kintex-7 FPGA integrated on-chip
* FPGA banks wide range PSU input from 1.2V to 3.3V
* Highest security and reliability: internal voltage monitoring and power good enable
* Reduced carrier complexity: dual CAN, USB, Ethernet GB and native 3.3 V I/O
* Easy to fit thanks to its small form factor
* Accurate timing application thanks to on-board 5ppm RTC
* Pin2Pin Compatibility with BORA SOM based on Zynq XC7Z010/XC7Z020
== Feature Summary ==
{| class="wikitable" |
| align="center" style="background:#f0f0f0;"|'''Feature'''
| align="center" style="background:#f0f0f0;"|'''Specifications'''
| align="center" style="background:#f0f0f0;"|'''Options'''
|-
| CPU||Xilinx Dual ARM Cortex-A9<br>ZYNQ XC7Z015/ZC7Z030 @ 666MHz (up to 1GHz) ||
|-
| Cache||L1: 32Kbyte instruction, 32Kbyte data<br>L2: 512Kbyte for each core ||
|-
| RAM|| DDR3 SDRAM @ 533 MHz<br>Up to 1 GB ||
|-
| SRAM|| On-chip RAM, 256 KB ||
|-
| Storage||Flash NOR SPI (8, 16 MB)<br>Flash NAND (all sizes up to 1GB, on request) ||
|-
|+ align="bottom" style="caption-side: bottom" | Table: CPU and Memories
|}
{| class="wikitable" |
| align="center" style="background:#f0f0f0;"|'''Feature'''
| align="center" style="background:#f0f0f0;"|'''Specifications'''
| align="center" style="background:#f0f0f0;"|'''Options'''
|-
| Coprocessors|| NEON™ & Single / Double Precision<br>Floating Point for each processor||
|-
| USB||Up to 2x 2.0 OTG ports ||
|-
| UARTs||Up to 2x UART ports ||
|-
| GPIO||Up to x lines, shared with other functions (interrupts available) ||
|-
| Networks||Ethernet 10/100/1000 Mbps ||
|-
| CAN||2x full CAN 2.0B compliant interfaces ||
|-
| SD/MMC||2x SD/SDIO 2.0/MMC3.31 compliant controllers ||
|-
| Serial buses||2x full-duplex SPI ports with three peripheral chip selects<br>2x master and slave I²C interfaces ||
|-
| Timers||2x triple timers/counters (TTC) ||
|-
| RTC ||On board (DS3232), external battery powered ||
|-
| Debug||JTAG IEEE 1149.1 Test Access Port<br>CoreSight™ and Program Trace Macrocell (PTM) ||
|-
|+ align="bottom" style="caption-side: bottom" | Table: Peripherals
|}
{| class="wikitable" |
| align="center" style="background:#f0f0f0;"|'''Feature'''
| align="center" style="background:#f0f0f0;"|'''Specifications'''
| align="center" style="background:#f0f0f0;"|'''Options'''
|-
| FPGA models||Artix™-7 / Kintex™-7||
|-
| Logic cells||74K to 125K||
|-
| LUTs||46K to 78K||
|-
| Flip flops||92K to 157K||
|-
| RAM||3.3Mb to 9.3Mb||
|-
| DSP slices||160 to 400||
|-
| Differential pairs||Up to 72 differential pairs for high freq. interfaces||
|-
| Serial Transceivers||4 Lanes up to 6.6Gbps
|-
|+ align="bottom" style="caption-side: bottom" | Table: Electrical, Mechanical and Environmental Specifications
|}
{| class="wikitable" |
| align="center" style="background:#f0f0f0;"|'''Feature'''
| align="center" style="background:#f0f0f0;"|'''Specifications'''
| align="center" style="background:#f0f0f0;"|'''Options'''
|-
| Supply Voltage||3.3V, on-board voltage regulation||
|-
| Active power consumption|| Please refer to [[Power_(BORAXpress)| Power consumption]] section||
|-
| Dimensions||85mm x 50mm||
|-
| Weight|| ||
|-
| MTBF|| ||
|-
| Operating temperature||0..70 °C<br>-40..+85 °C||
|-
| Connectors||3 x 140 pins 0.6mm pitch||
|-
|+ align="bottom" style="caption-side: bottom" | Table: Electrical, Mechanical and Environmental Specifications
|}
==Hardware==
Please refer to [[Hardware BORA_Xpress_SOM | Harware Manual (BoraX)]] for detailed hardware related information on Bora BORA Xpress SOM.
=== Design Overview ===
Please refer to [[Design Overview (BoraXBORAXpress)|this page]] for more details.
===Mechanicals===
Please refer to [[Mechanicals (BoraXBORAXpress)|this page]] for more details.
===Pinout===
Please refer to [[Pinout (BoraXBORAXpress)|this page]] for more details.
===Power===
Please refer to [[Power (BoraXBORAXpress)|this page]] for more details.
===Reset scheme===
Bora provides several different resets signals. Please refer to [[Reset scheme (BoraXBORAXpress)|Reset scheme]] for more details.
===Processing system (PS) peripherals===
Please refer to [[Processing system peripherals (BoraXBORAXpress)|this page]] for more details.
===Programmable logic (PL)===
Please refer to [[Programmable logic (BoraXBORAXpress)|this page]] for more details.
=== RTC ===
Please refer to [[RTC (BoraXBORAXpress)|this page]] for more details.
=== Thermal IC ===
Please refer to [[Thermal IC (BoraXBORAXpress)|this page]] for more details.
=== Watchdog ===
Please refer to [[Watchdog (BoraXBORAXpress)|this page]] for more details. == Software ==Reference software is delivered as part of the [[BoraX_Embedded_Linux_Kit_(BXELK)|BoraX Embedded Linux Kit (BXELK)]]. [[BXELK_software_components|This page]] details how the software is organized. However, reading of [[Host_setup_and_development_flow_(BXELK)|this document]] is recommended to have a complete overview of the kit's organization.
