Difference between revisions of "BORA SOM/BORA Hardware/Peripherals/EEPROM"
< BORA SOM | BORA Hardware
| Line 1: | Line 1: | ||
| + | <section begin=History/> | ||
| + | {| style="border-collapse:collapse; " | ||
| + | !colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History | ||
| + | |- | ||
| + | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date | ||
| + | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes | ||
| + | |- | ||
| + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|2021/10/29 | ||
| + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|New documentation layout | ||
| + | |- | ||
| + | |} | ||
| + | <section end=History/> | ||
| + | __FORCETOC__ | ||
<section begin=Body/> | <section begin=Body/> | ||
An on-board Microchip 24AA32AT device provides an added storage device for factory settings: | An on-board Microchip 24AA32AT device provides an added storage device for factory settings: | ||
Latest revision as of 13:38, 8 January 2024
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Issue Date | Notes | ||
| 2021/10/29 | New documentation layout | ||
An on-board Microchip 24AA32AT device provides an added storage device for factory settings:
- the first 32 bytes of the device are RESERVED: this region stores the bytes for the ConfigID on BORA SOMs configured for booting from NAND device (without NOR SPI on board)
- the device is write protected using the EEPROM_WP
The device has some configuration pins:
- three address pins for configuring the I2C adddress A0, A1, A2 internally configured as A[0..2]='000'
- the EEPROM_WP is connected to J2.78 pin and should not be externally connected
