Difference between revisions of "BORA Lite SOM/BORA Lite Evaluation Kit/Interfaces and Connectors/Ethernet1"
(Created page with "{{#lst:BoraXEVB|Ethernet1}}") |
|||
| (2 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| + | <section begin=History/> | ||
| + | {| style="border-collapse:collapse; " | ||
| + | !colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History | ||
| + | |- | ||
| + | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date | ||
| + | !style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes | ||
| + | |- | ||
| + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|2021/09/22 | ||
| + | |style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|New documentation layout | ||
| + | |- | ||
| + | |} | ||
| + | <section end=History/> | ||
| + | __FORCETOC__ | ||
| + | <section begin=Body/> | ||
{{#lst:BoraXEVB|Ethernet1}} | {{#lst:BoraXEVB|Ethernet1}} | ||
| + | <section end=Body/> | ||
Latest revision as of 16:29, 8 January 2024
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
| History | |||
|---|---|---|---|
| Issue Date | Notes | ||
| 2021/09/22 | New documentation layout | ||
Contents
Ethernet port #1 (ETH1) - J9[edit | edit source]
J9 is a RJ45 Gigabit Ethernet connector - incorporating magnetics - connected to Micrel KSZ9031 PHY (Gigabit Ethernet Transceiver). This, in turn, is connected to PL's bank 13 via RGMII interface. This is an example of EMIO routing showing how to route PS's MAC signals via PL subsystem.
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 1 | CT_TRD3 | center tap TRD3 | - |
| 2 | ETH1_TXRX2_M | - | - |
| 3 | ETH1_TXRX2_P | - | - |
| 4 | ETH1_TXRX1_P | - | - |
| 5 | ETH1_TXRX1_M | - | - |
| 6 | CT_TRD2 | center tap TRD2 | - |
| 7 | CT_TRD4 | center tap TRD4 | - |
| 8 | ETH1_TXRX3_P | - | - |
| 9 | ETH1_TXRX3_M | - | - |
| 10 | ETH1_TXRX0_M | - | - |
| 11 | ETH1_TXRX0_P | - | - |
| 12 | CT_TRD1 | center tap TRD1 | - |
| 13 | 3.3V_ETH1_LED2 | - | - |
| 15 | 3.3V_ETH1_LED1 | - | - |
| 14, 16 | +3.3V | - | - |
