Open main menu

DAVE Developer's Wiki β

BORA Lite SOM/BORA Lite Evaluation Kit/General Information/Block Diagram and Features

< BORA Lite SOM‎ | BORA Lite Evaluation Kit
Revision as of 17:19, 25 January 2021 by U0007 (talk | contribs) (Created page with "{{#lst:BoraXEVB|Block Diagram}}")

(diff) ← Older revision | Approved revision (diff) | Latest revision (diff) | Newer revision → (diff)


Contents

Block DiagramEdit

The following picture shows BORA Xpress EVB block diagram:

 
BoraXEVB simplified block diagram

Configurable routing optionsEdit

FPGA banks #12, #34 and #35 supports different routing options as shown in the following picture.

For a detailed description of FMC connector routing, please refer to this section.

BoraXEdit

 
Configurable routing options diagram

Bora LiteEdit

 
Configurable routing options diagram for BoraLite SoM