Difference between revisions of "BORA Lite SOM/BORA Lite Evaluation Kit/General Information/Block Diagram and Features"
(Created page with "{{#lst:BoraXEVB|Block Diagram}}") |
m (U0007 moved page BORA Lite SOM/BORA Lite Evaluation Kit/General Information/Block Diagram to BORA Lite SOM/BORA Lite Evaluation Kit/General Information/Block Diagram and Features without leaving a redirect: Change page name) |
(No difference)
| |
Revision as of 10:39, 22 September 2021
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
Block Diagram[edit | edit source]
The following picture shows BORA Xpress EVB block diagram:
Configurable routing options[edit | edit source]
FPGA banks #12, #34 and #35 supports different routing options as shown in the following picture.
For a detailed description of FMC connector routing, please refer to this section.
BoraX[edit | edit source]
Bora Lite[edit | edit source]
