BORA Lite SOM/BORA Lite Evaluation Kit/General Information/Block Diagram and Features

From DAVE Developer's Wiki
< BORA Lite SOM‎ | BORA Lite Evaluation Kit
Revision as of 17:19, 25 January 2021 by U0007 (talk | contribs) (Created page with "{{#lst:BoraXEVB|Block Diagram}}")

(diff) ← Older revision | Approved revision (diff) | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services


Block Diagram[edit | edit source]

The following picture shows BORA Xpress EVB block diagram:

BoraXEVB simplified block diagram

Configurable routing options[edit | edit source]

FPGA banks #12, #34 and #35 supports different routing options as shown in the following picture.

For a detailed description of FMC connector routing, please refer to this section.

BoraX[edit | edit source]

Configurable routing options diagram

Bora Lite[edit | edit source]

Configurable routing options diagram for BoraLite SoM


HOME SOMs SBCs ToloMEO Embedded Assistant Sale-tag.pngGET A QUOTE Customer-service.pngONLINE HELPDESK
Roadmap IoT Services ML/AI services Embedded Design Services
Retrieved from "https://wiki.dave.eu/index.php?title=BORA_Lite_SOM/BORA_Lite_Evaluation_Kit/General_Information/Block_Diagram_and_Features&oldid=12714"