Difference between revisions of "AXEL Lite SOM/Part number composition"

From DAVE Developer's Wiki
Jump to: navigation, search
Line 1: Line 1:
 
<section begin=History/>
 
<section begin=History/>
 
{| style="border-collapse:collapse; "
 
{| style="border-collapse:collapse; "
!colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History
+
! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History
 
|-  
 
|-  
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Version
+
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Version
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date
+
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes
+
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes
 
|-
 
|-
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|1.0.0
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |1.0.0
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Oct 2020
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |Oct 2020
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|New documentation layout
+
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |New documentation layout
 
|}
 
|}
 
<section end=History/>
 
<section end=History/>
Line 18: Line 18:
  
 
AXEL Lite SOM module part number is identified by the following digit-code table:
 
AXEL Lite SOM module part number is identified by the following digit-code table:
 
+
{| class="wikitable"
* DXL part number prefix
+
|+
* SOC:
+
!Part number structure
** A: i.MX6Solo 800MHz -40/125°C
+
!Options
** B: i.MX6Solo 1GHz 0/95°C
+
!Description
** C: i.MX6 DualLite 1GHz 0/95°C
+
|-
** E: i.MX6 Quad 800MHz -40/105°C
+
|SOC
** F: i.MX6 DualPlus 800MHz -40/105°C
+
|
** H: i.MX6 Quad 1.2GMHz -40/105°C
+
* A: i.MX6Solo 800MHz -40/125°C
** I: i.MX6 Quad 1.2GMHz -20/105°C
+
* B: i.MX6Solo 1GHz 0/95°C
** M: i.MX6 DualLite 800MHz -40/105°C
+
* C: i.MX6 DualLite 1GHz 0/95°C
* NOR SPI:
+
* E: i.MX6 Quad 800MHz -40/105°C
** 0: 0MB
+
* F: i.MX6 DualPlus 800MHz -40/105°C
** 4: 16MB
+
* H: i.MX6 Quad 1.2GMHz -40/105°C
** 5: 32MB
+
* I: i.MX6 Quad 1.2GMHz -20/105°C
** 6: 64MB
+
* M: i.MX6 DualLite 800MHz -40/105°C
* RAM:
+
|System On Chip definition
** 1: 1GB
+
|-
** 2: 2GB
+
|NOR SPI
** 9: 512MB
+
|
* NAND:
+
* 0: 0MB
** 0: 0MB
+
* 4: 16MB
** 1: 1GB NAND SLC
+
* 5: 32MB
** 2: 2GB NAND SLC
+
* 6: 64MB
** 4: 4GB NAND MLC  
+
|Flash memory NOR size
** 7: 128MB NAND SLC
+
|-
** 8: 256MB NAND SLC
+
!RAM
** 9: 512MB NAND SLC
+
|
* Boot/bus width:
+
* 1: 1GB
** 0: SPI NOR - 64bit
+
* 2: 2GB
** 1: NAND/SD - 32bit
+
* 9: 512MB
** 2: SPI NOR - 32 bit
+
|Flash memory RAM size
** 3: NAND/SD - 64 bit
+
|-
** 4: NAND/SD - 32 bit
+
!NAND
** 6: eMMC/SD3 - 64 bit
+
|
* Temperature range
+
* 0: 0MB
** C - Commercial
+
* 1: 1GB NAND SLC
** I - Industrial
+
* 2: 2GB NAND SLC
* PCB revision
+
* 4: 4GB NAND MLC  
** 0: first version
+
* 7: 128MB NAND SLC
** 1: revision A
+
* 8: 256MB NAND SLC
** 2: revision B
+
* 9: 512MB NAND SLC
** 3: revision C
+
|Flash memory NAND size
* Manufacturing option
+
|-
** R: RoHS
+
|Boot/bus width
* Software Configuration
+
|
** -00: standard u-boot pre-programmed
+
* 0: SPI NOR - 64bit
 +
* 1: NAND/SD - 32bit
 +
* 2: SPI NOR - 32 bit
 +
* 3: NAND/SD - 64 bit
 +
* 4: NAND/SD - 32 bit
 +
* 6: eMMC/SD3 - 64 bit
 +
|Boot options and RAM Bus width
 +
|-
 +
|Temperature range
 +
|
 +
* C - Commercial
 +
* I - Industrial
 +
|
 +
|-
 +
|PCB revision
 +
|
 +
* 0: first version
 +
* 1: revision A
 +
* 2: revision B
 +
* 3: revision C
 +
|PCB release may change for manufacturing purposes (i.e. text fixture adaptation)
 +
|-
 +
|Manufacturing option
 +
|R: RoHS
 +
|typically connected to production process and quality
 +
|-
 +
|Software Configuration
 +
| -00: standard factory u-boot pre-programmed
 +
-XX: custom version
 +
|If customers require custom SW deployed this section should be defined and agreed
 +
|}
  
 
=== Example ===
 
=== Example ===
AXEL Lite SOM code '''DXLM0213C3R'''
+
AXEL Lite SOM code '''DXLM0213C3R-00'''
  
 
* DXL - AXEL Lite SOM module
 
* DXL - AXEL Lite SOM module
Line 78: Line 108:
 
* 3 - PCB revision C
 
* 3 - PCB revision C
 
* R - RoHS manufacturing process
 
* R - RoHS manufacturing process
 +
* -00 standard factory u-boot pre-programmed
 
----
 
----
  
 
[[Category:AXEL Lite]]
 
[[Category:AXEL Lite]]

Revision as of 22:01, 28 October 2020

History
Version Issue Date Notes
1.0.0 Oct 2020 New documentation layout



Part number composition[edit | edit source]

AXEL Lite SOM module part number is identified by the following digit-code table:

Part number structure Options Description
SOC
  • A: i.MX6Solo 800MHz -40/125°C
  • B: i.MX6Solo 1GHz 0/95°C
  • C: i.MX6 DualLite 1GHz 0/95°C
  • E: i.MX6 Quad 800MHz -40/105°C
  • F: i.MX6 DualPlus 800MHz -40/105°C
  • H: i.MX6 Quad 1.2GMHz -40/105°C
  • I: i.MX6 Quad 1.2GMHz -20/105°C
  • M: i.MX6 DualLite 800MHz -40/105°C
System On Chip definition
NOR SPI
  • 0: 0MB
  • 4: 16MB
  • 5: 32MB
  • 6: 64MB
Flash memory NOR size
RAM
  • 1: 1GB
  • 2: 2GB
  • 9: 512MB
Flash memory RAM size
NAND
  • 0: 0MB
  • 1: 1GB NAND SLC
  • 2: 2GB NAND SLC
  • 4: 4GB NAND MLC
  • 7: 128MB NAND SLC
  • 8: 256MB NAND SLC
  • 9: 512MB NAND SLC
Flash memory NAND size
Boot/bus width
  • 0: SPI NOR - 64bit
  • 1: NAND/SD - 32bit
  • 2: SPI NOR - 32 bit
  • 3: NAND/SD - 64 bit
  • 4: NAND/SD - 32 bit
  • 6: eMMC/SD3 - 64 bit
Boot options and RAM Bus width
Temperature range
  • C - Commercial
  • I - Industrial
PCB revision
  • 0: first version
  • 1: revision A
  • 2: revision B
  • 3: revision C
PCB release may change for manufacturing purposes (i.e. text fixture adaptation)
Manufacturing option R: RoHS typically connected to production process and quality
Software Configuration -00: standard factory u-boot pre-programmed

-XX: custom version

If customers require custom SW deployed this section should be defined and agreed

Example[edit | edit source]

AXEL Lite SOM code DXLM0213C3R-00

  • DXL - AXEL Lite SOM module
  • M - i.MX6 DualLite 800MHz -40/105°C
  • 0 - NO NOR SPI onboard
  • 2 - 2GB DDR3
  • 1 - 1GB NAND SLC
  • 3 - boot from NAND/SD wuth 64 bit bus width
  • C - Commercial tamperature range (i.e. 0/95°C)
  • 3 - PCB revision C
  • R - RoHS manufacturing process
  • -00 standard factory u-boot pre-programmed