Difference between revisions of "AXEL Lite SOM/AXEL Lite Evaluation Kit/Interfaces and Connectors/JTAG"

From DAVE Developer's Wiki
Jump to: navigation, search
(Created page with "{{:AXEL_Lite_SOM/AXEL_Lite_Hardware/Power_and_Reset/JTAG}}")
 
Line 1: Line 1:
 
{{:AXEL_Lite_SOM/AXEL_Lite_Hardware/Power_and_Reset/JTAG}}
 
{{:AXEL_Lite_SOM/AXEL_Lite_Hardware/Power_and_Reset/JTAG}}
 +
 +
=== JD1 - EVB Connector's pinout ===
 +
 +
JD1 is a 10x1x2.54mm pinhole header. The following table reports the connector's pinout:
 +
 +
[[File:SBC-AXEL-JTAG.png|thumb|center| 500px|EVB JTAG connector]]
 +
 +
{| class="wikitable"
 +
|-
 +
!Pin#
 +
!Pin name
 +
!Function
 +
!Notes
 +
|-
 +
|1 || DGND || -
 +
|
 +
|-
 +
|2 || JTAG_TCK || -
 +
| -
 +
|-
 +
|3 || JTAG_TMS || -
 +
| 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
 +
|-
 +
|4 || JTAG_TDO || -
 +
| 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
 +
|-
 +
|5 || JTAG_TDI || -
 +
| 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
 +
|-
 +
|6 || JTAG_nTRST || -
 +
| 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
 +
|-
 +
|7 || JTAG_nRST || -
 +
| -
 +
|-
 +
|8 || N.C. || -
 +
| -
 +
|-
 +
|9 || N.C. || -
 +
| -
 +
|-
 +
|10 || JTAG_VREF || -
 +
|
 +
|-
 +
|}

Revision as of 11:48, 22 September 2021

History
Issue Date Notes
2020/09/22 New documentation layout



On board JTAG connector[edit | edit source]

JTAG signals are routed to a dedicated connector on the AXEL Lite PCB.

The connector is placed on the top side of the PCB, at the upper-right corner (please see the picture below).

Axellite-jtag-conn.png

J7 - SOM Connector's pinout[edit | edit source]

J7 footprint mates with Samtec FSI-110-03-G-S connector. The following table reports the connector's pinout:

JTAG connector
Pin# Pin name Function ARM-20 JTAG Notes
1 DGND - 4,6,8,10,12,14,16,18,20 For example documented on Lauterbach specification
2 JTAG_TCK - 9 -
3 JTAG_TMS - 7 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
4 JTAG_TDO - 13 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
5 JTAG_TDI - 5 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
6 JTAG_nTRST - 3 (*) 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
7 CPU_PORn - 15 (*) -
8 N.C. - -
9 N.C. - -
10 JTAG_VREF - 1 3V3 (BOARD_PGOOD driven signal)

(*) keep the possibility to be unconnected


JD1 - EVB Connector's pinout[edit | edit source]

JD1 is a 10x1x2.54mm pinhole header. The following table reports the connector's pinout:

EVB JTAG connector
Pin# Pin name Function Notes
1 DGND -
2 JTAG_TCK - -
3 JTAG_TMS - 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
4 JTAG_TDO - 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
5 JTAG_TDI - 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
6 JTAG_nTRST - 10K pull-up to 3V3 (BOARD_PGOOD driven signal)
7 JTAG_nRST - -
8 N.C. - -
9 N.C. - -
10 JTAG_VREF -