|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|X.Y.Z2020/10/27|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Month Year|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|TBD|-|-|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|[TBD_link X.Y.Z]|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Month Year|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|TBD|-|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|...New documentation layout

==Peripheral MIPI I2C == The Inter IC (I2C) provides functionality of a standard I2C slave and master. The I2C is designed to be compatible with the standard NXP I2C bus protocol.

''TBD: sostituire le sezioni con le informazioni sull'uso della perifericaThe iMX6 SOC has four I2C bus interfaces, but there is some limitation about''':''Nell'esempio di seguito c'è la descrizione dell'interfaccia HDMI''* The I2C2 bus is internally used for PMIC and this should be taken into account if using pads J2.101 and J2.103. See Pin mapping tables for connection details.

The MIPI interface I2C interfaces available on AXEL Lite is based on xxxxx ''TBD:SOC name'' i.Mx6 SoC.  The I2C ports support the following standards and features: * Multimaster operation* Interrupt-driven, byte-by-byte data transfer* Arbitration-lost interrupt with automatic mode switching from master to slave* Start and stop signal generation/detection** Repeated Start signal generation* Acknowledge bit generation/detection* Bus-busy detection

==== Modes and operations ====The MIPI port supports the following standards I2C operates primarily in two functional modes: Standard mode and features:Fast mode.

* High-Definition Multimedia Interface SpecificationIn Standard mode, Version 1I2C supports the data transfer rates up to 100 kbits/s.4a * Support for In Fast mode, data transfer rates up to 1080p at 60Hz HDTV display resolutions and up to QXGA graphic display resolutions400 kbits/s can be achieved. * Support Per block operation, there is no special configuration required for 4k x 2k Fast or Standard mode. It is the data transfer rate that distinguishes Standard and 3D video formats * Support for up to 16-bit Deep Color modesFast mode.