Changes

Jump to: navigation, search
Testbed general configuration
This Technical Note (TN for short) illustrates hot to use eIQ in combination with Mito8M, DAVE Embedded Systems's latest SoM, which is built upon the [https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i.mx-applications-processors/i.mx-8-processors/i.mx-8m-family-armcortex-a53-cortex-m4-audio-voice-video:i.MX8M i.MX8M processor by NXP].
==Testbed general configuration==This section illustrates the configuration settings common With regards to all the tests performed. Basicallyhardware, the testbed that was used is consists of the same platform described in [[MISC-TN-008:_Running_Debian_Buster_(armbian)_on_Mito8M|this TNhere]]. Concerning the software, the following combination was used:* U-Boot 2018.03 retrieved from the standard Mito8M Yocto-based Board Support Package (BSP)* Device tree retrieved from the standard Mito8M Yocto-based BSP* Linux kernel imx8qmmek 4.14.98-imx_4.14.98_2.0.0* eIQ-enabled Yocot-based root file system. For more information about the kernel and the root file system, please refer to the following section.==Building NXP eIQ software==NXP document [https://www.nxp.com/docs/en/nxp/user-guides/UM11226.pdf UM11226] describes how to build
===SoC and SDRAM bank===
The SoC model is i.MX8M Quad:
<pre class="board-terminal">
armbian@Mito8M:~/devel/lmbench/tmp$ lscpuArchitecture: aarch64Byte Order: Little EndianCPU(s): 4On-line CPU(s) list: 0-3Thread(s) per core: 1Core(s) per socket: 4Socket(s): 1NUMA node(s): 1Vendor ID: ARMModel: 4Model name: Cortex-A53Stepping: r0p4CPU max MHz: 1300.0000CPU min MHz: 800.0000BogoMIPS: 16.66L1d cache: unknown sizeL1i cache: unknown sizeL2 cache: unknown sizeNUMA node0 CPU(s): 0-3Flags: fp asimd evtstrm aes pmull sha1 sha2 crc32 cpuid
</pre>
4,650
edits

Navigation menu