Changes

These blocks are tightly coupled with main general-purpose CPU (ARM Cortex-A8) and with SDRAMthrough a 128-bit wide 500 MHz internal bus called System Interconnect.  All of these entities share the system SDRAM. SDRAM is managed by sophisticated DMM/TILER module that optimizes its usage and implements priority management.