Changes

Jump to: navigation, search
Block diagram and Vivado design
Simplified block diagram of dual Ethernet congfiuration is shown in the following picture.
TBD[[File:An-belk-005006-01bd.jpgpng|700pxthumb|center|600px]]
First Ethernet port refers to J8 connector of BoraEVB carrier board and is based on Zynq's Gigabit Ethernet Controller 0 (Gem0). This controller is mapped at physical address 0xE000B000.
[[File:An-belk-005-02.png|800px]]
 
To implement frame buffer, a portion of main SDRAM is used. This area is allocated at runtime by linux frame buffer driver.
 
Every pixel on the display has 2 possible states, ON (light pixel) or OFF (dark pixel). In the frame buffer, each pixel is represented by 8 bits. A byte of value 0xFF represents an ON pixel, and all the other values (0xFE down to 0x00) represent an OFF pixel.
 
At this [http://www.dave.eu/system/files/area-riservata/AN-BELK-005-xpr.zip link] the Vivado design is available for download. Please note that, even if this application note is based on BELK 2.2.0, '''this design has been implemented with Vivado 2013.4'''.
 
Two PL IOs, controlled by the linux driver, manage the power supplies of the display (5V and 12V from BoraEVB to Lumineq Display).
==Enabling dual Ethernet configuration in linux kernel==
4,650
edits

Navigation menu