The following picture shows simplified block diagram of the design.
[[File:An-belk-004-01.png|500px700px]]
LCD is driven by a controller implemented in PL that fetches pixel data from frame buffer and periodically refreshes physical screen. LCD controller provides configuration registers that are mapped in the following address range: