Changes

Jump to: navigation, search

Reset scheme (AxelLite)

712 bytes added, 13:35, 9 April 2014
Created page with "{{InfoBoxTop}} {{AppliesToAxelLite}} {{InfoBoxBottom}} == Reset scheme and control signals == The following picture shows the simplified block diagram of reset scheme and vo..."
{{InfoBoxTop}}
{{AppliesToAxelLite}}
{{InfoBoxBottom}}

== Reset scheme and control signals ==

The following picture shows the simplified block diagram of reset scheme and voltage monitoring.

[[File:AxelLite-reset-scheme.png | 800px]]

The available reset signals are described in detail in the following sections.

=== CPU_PORn ===

The following devices can assert this active-low signal:
* PMIC
* multiple-voltage monitor: this device monitors critical power voltages and triggers a reset pulse in case any of these exhibits a brownout condition

Since SPI NOR flash can be used as boot device, CPU_PORn is connected to this device too. This guarantees it is in a known state when reset signal is released.

Navigation menu