Bureaucrats, dave_user, Administrators
4,650
edits
Changes
→Hardware design
* PPSUv3.
The following image shows the PPSU PCB. It integrates several sections whose purpose will be clear after illustrating the operating modes.
<br>
<br>
[[File:PPSU3-PCB.png|center|thumb|600x600px]]
PPSUv2 is the legacy mode utilized when the PPSU board works in tandem with a PC. In this case, the PC hosts some programs required to "depict" the desired supply voltage. Once the waveform is defined, it is encoded in a proprietary format and sent to an FPGA that stores it in a RAM buffer. When the actual test starts, the logic implemented in the FPGA scans the waveform and feed a DAC. The analog signal output by the DAC is amplified by the power stage connected to the DUT.
<br>
<br>
[[File:PPSU-PPSUv2.png|center|thumb|644x644px]]
PPSUv3 mode is an optimization of PPSUv2 mode. As depicted in the following image, in this case the PPSU board is connected to an embedded platform equipped with an FMC connector. For instance, [[BoraXEVB|BoraX/BoraXEVB]] system can be a viable system for this purpose. The advantage of using this approach is the fact that the system is much more compact. Also, it allows to implement advanced functionalities for controlling the DUT. For example, the analog inputs of Xilinx Zynq 7000 SoC can be used to measure some DUT's signals during the power cycles allowing to analyze in more detail its health status while testing progresses. <br><br>
[[File:PPSU-PPSUv3.png|center|thumb|404x404px]]
