Changes
Jump to:
navigation
,
search
← Older edit
Processing system peripherals (Bora)
1 byte added
,
09:26, 25 March 2022
→
Static memory controller
|MIO bank 0, pin 14
|-
|
NAND_RB
NAND_RE
|| J1.136 || NAND
ready/busy
read enable
|| MIO bank 0, pin 8
|-
|NAND_CLE || J1.138 || NAND command latch enable || MIO bank 0, pin 7
U0007
Bureaucrats
, dave_user,
Administrators
8,226
edits
Navigation menu
Personal tools
Log in
Namespaces
Page
Discussion
Variants
Views
Read
View source
View history
More
Search
Navigation
Quick Links
Wiki Main Page
ToloMEO Embedded Assistant
Embedded Design Services
SOMs
>>Roadmap
SBCs
Website
DAVE.eu
ToloMEO.io
Contact us
FAQs
HOWTO video tutorials
DAVE Embedded Systems' Website
Helpdesk support
Sales support
RMA - Return Material Authorization Form
How to use wiki
Video Tutorial
Advanced Search
Search
What links here
Tools
Special pages
Printable version