Bureaucrats, dave_user, Administrators
8,154
edits
Changes
no edit summary
{{Applies To BoraX}}
{{InfoBoxBottom}}
__FORCETOC__
<section begin=Body/>
== Programmable logic ==
The following paragraphs describe in detail the available PL I/O signals and how they are routed to the BORA Xpress connectors. The Zynq-7000 AP SoC is split into I/O banks to allow for flexibility in the choice of I/O standards, thus each table reports one bank configuration. Moreover, BORA Xpress design allows carrier board to power all three PL banks in order to achieve complete flexibility in terms of I/O voltage levels too.
* IO_L19P_T3_34 : CAN_TX
=== Routing Information ===
Routing implemented on Bora Xpress SoM allows the use of MGT serial tranceivers differential pairs ans FPGA's signals as differential pairs as well as single-ended.
[httphttps://www.dave.eu/siteslinks/defaultp/files/files/BoraX-BoraXEVB-combined-routing.ods yVmZ0MVxEkoUxxHA This spreadsheet] details routing rules applied to Bora Xpress's signals. Signals are grouped by bank number. The table details also the routing rules of the Bora Xpress SOM combined with Bora Xpress EVB highlighting routing to the FPGA Mezzanine Card (FMC) connector on Bora Xpress EVB.<section end=Body/>
