Changes

Jump to: navigation, search

Power (BORAXpress)

55 bytes added, 10:27, 22 November 2021
no edit summary
{{Applies To BoraX}}
{{InfoBoxBottom}}
__FORCETOC__<section begin=Body/>
== Power Supply Unit (PSU) and recommended power-up sequence ==
Implementing correct power-up sequence for Zynq-based system is not a trivial task because several power rails are involved. Bora Xpress SOM simplifies this task and embeds all the needed circuitry. The following picture shows a simplified block diagram of power supply subsystem.
(1) This step is not mandatory and CB_PWR_GOOD can be left floating. CB_PWR_GOOD is provided to prevent, if necessary, Bora Xpress's PSU to turn on during ramp of carrier board 3.3VIN rail. Depending on carrier board's PSU design, this may lead to undesired glitches during ramp-up.
=== XCN15034 and power-off sequence ===
On 29th September 2015 Xilinx released a Product Change Notice indicating new power on/off requirements about Zynq components.
A specific analysis has been undertaken with the help of Xilinx technical support to verify the compliance of Bora Xpress with respect to the new requirements. This activity has led to the following recommendation: in order to prevent situations that might not fulfill such requirements, 3.3VIN off ramp speed must not exceed 47V/s.
For more details about this matter, please refer to AR #65240<ref name="AR65240">http://www.xilinx.com/support/answers/65240.html</ref> and XCN15034<ref name="XCN15034">http://www.xilinx.com/support/documentation/customer_notices/xcn15034.pdf</ref>.
<section end=Body/>
8,154
edits

Navigation menu