Bureaucrats, dave_user, Administrators
8,157
edits
Changes
→J2 - Connector's pinout
|5 || JTAG_TDI || - || -
|-
|6 || FPGA_INIT_B || - || Place external 4.7 kO (or stronger) pull-up resistor to BOARD_PGOOD driven +3.3V supplyFor more further details , please refer to Table 2-4 on [http:[PL_initialization_signals_(Bora/BoraX/www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf 7 Series FPGAs ConfigurationBoraLite) | PL initialization signals]]
|-
|7 || FPGA_PROGRAM_B || - || Place external 4.7 kO (or stronger) pull-up resistor to BOARD_PGOOD driven +3.3V supply For more further details , please refer to Table 2-4 on [http:[PL_initialization_signals_(Bora/BoraX/www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf 7 Series FPGAs ConfigurationBoraLite) | PL initialization signals]](10 kΩ pull-up resistor is already mounted on BORA module)
|-
|8 || FPGA_DONE || - || Place external 300O pull-up resistor to BOARD_PGOOD driven +3.3V supply For more further details , please refer to Table 2-4 on [http://www.xilinx.com/support/documentation[PL_initialization_signals_(Bora/user_guidesBoraX/ug470_7Series_Config.pdf 7 Series FPGAs ConfigurationBoraLite) | PL initialization signals]]
|-
|9 || D.N.C. || - || RESERVED
