Bureaucrats, dave_user, Administrators
4,650
edits
Changes
no edit summary
{{InfoBoxBottom}}
==History==
{| class="wikitable" border="1"
!Version
!Date
!BELK version
!Notes
|-
|1.0.0
|14:35, 31 August 2015 (CEST)
|2.1.0
|First release
|-
|}
==Introduction==
Even if PL can share main SDRAM with PS, several applications need a dedicated bank for FPGA IPs in order to have exclusive access and to maximize bandwidth. In any case, since this additional SDRAM bank is accessible via AXI bus, it is mapped in the processor's memory space and thus it can be accessed by PS as well.
The Vivado example project can be downloaded from the following URL:
[http://www.dave.eu/system/files/area-riservata/AN-BELK-003-bora-AXI-DDR3-BELK-2.1.0_no_results.xpr_.zip AN-BELK-003 Vivado project (without synthesis and implementation results)]
This project requires a 200 MHz clock source. It has been tested with
The bitstream and boot binaries can be downloaded from the following URL:
[http://www.dave.eu/system/files/area-riservata/AN-BELK-003.bitstream-boot-binaries.zip AN-BELK-003 binaries]
==SDRAM bank mapping==
The kernel patch can be downloaded from the following URL:
[http://www.dave.eu/system/files/area-riservata/AN-BELK-003_Add_AXI_DDR3.patch_.zip AN-BELK-003 Linux patch] ==History== {| class="wikitable" | | align="center" style="background:#f0f0f0;"|'''Version'''| align="center" style="background:#f0f0f0;"|'''Date'''| align="center" style="background:#f0f0f0;"|'''Notes'''|-| 1.0.0 || August 2015 |||-|}
