Page history
1 March 2022
28 October 2021
16 October 2019
4 October 2016
25 March 2016
→Routing information
+9
→Routing information
+395
→Routing information
+305
→FPGA Bank 13 (Zynq 7020 only)
+33
→Routing information
+418
→Routing information
-10
→Routing information
+935
3 November 2015
29 January 2015
→FPGA Bank 13 (Zynq 7020 only)
m+48
→Introduction
m+47
→Introduction
m+18
→FPGA Bank 13 (Zynq 7020 only)
m+13
→FPGA Bank 13 (Zynq 7020 only)
m+219
→Introduction
m+151
2 April 2014
→FPGA Bank 13 (Zynq 7020 only)
m+596
→FPGA Bank 35
m+1,525
no edit summary
m+1,010
→FPGA Bank 34
m+140
→FPGA Bank 34
m+1,408
→FPGA Bank 34
m+673
no edit summary
m+1,118
Created page with "{{InfoBoxTop}} {{Applies To Bora}} {{InfoBoxBottom}} == Introduction == The following paragraphs describe in detail the available PL I/O pins and how they are routed to the ..."
+1,675
