{{AppliesToAxelEsattaAppliesToAXEL Lite TN}}{{AppliesToSBCX}}
{{InfoBoxBottom}}
{{WarningMessage|text=This technical note was validated against specific versions of hardware and software. What is described here may not work with other versions.}}
|}
The most interesting results to consider are those that refer to a buffer sizes exceeding 1MB, which is the size of the L2 cache. Approximately, read bandwidth is 630MB/s (7.8% efficiency), while write bandwidth is 2080 MB/s (25.7% efficiency). These numbers are significantly different that the ones provided by STREAM. This confirms once again that such results are strongly dependent on the implementation of the test used to determine the bandwidth.
For more information regarding LMbench, please see [http://lmbench.sourceforge.net/ this page].
Generally speaking, all the charts confirms a vertical drop of exhibit significant declines in the performances when the array size is greater than around the L1 and the L2 cachesize.
For more details about <code>pmbw</code>, please refer to [https://panthema.net/2013/pmbw/ this page].