dave_user, Administrators
5,144
edits
Changes
no edit summary
{{Applies To BoraLite}}
{{InfoBoxBottom}}
<section begin=Body/>
= Processor and memory subsystem =
All interface signals Bora provides are routed through a 204 pin DDR3 SO-DIMM edge connector (named J1). The dedicated carrier board must mount the mating connector and connect the desired peripheral interfaces according to BORA Lite pinout specifications.
<section end=Body/>
