Changes

Jump to: navigation, search

Pinout (Bora)

3,179 bytes added, 13:53, 9 February 2015
m
J3 even pins (2 to 140)
|J3.70||N.C.||Not Connected||n.a.||||||||
|-
|J3.72||MON_VCCPLL||n.a.||n.a.||||||||By default this pin must not be connected. Optionally it can route power voltage generated by Bora PSU. This option is meant to allow monitoring such voltage by carrier board circuitry. It is not meant to power carrier board devices. For more information please contact technical support.
|-
|J3.74||MON_XADC_VCC||n.a.||n.a.||||||||By default this pin must not be connected. Optionally it can route power voltage generated by Bora PSU. This option is meant to allow monitoring such voltage by carrier board circuitry. It is not meant to power carrier board devices. For more information please contact technical support.
|-
|J3.76||MON_FPGA_VDDIO_BANK35||n.a.||n.a.||||||||By default this pin must not be connected. Optionally it can route power voltage generated by Bora PSU. This option is meant to allow monitoring such voltage by carrier board circuitry. It is not meant to power carrier board devices. For more information please contact technical support.
|-
|J3.78||MON_FPGA_VDDIO_BANK34||n.a.||n.a.||||||||By default this pin must not be connected. Optionally it can route power voltage generated by Bora PSU. This option is meant to allow monitoring such voltage by carrier board circuitry. It is not meant to power carrier board devices. For more information please contact technical support.
|-
|J3.80||MON_FPGA_VDDIO_BANK13||n.a.||n.a.||||||||By default this pin must not be connected. Optionally it can route power voltage generated by Bora PSU. This option is meant to allow monitoring such voltage by carrier board circuitry. It is not meant to power carrier board devices. For more information please contact technical support.
|-
|J3.82||MON_1.8V_IO||n.a.||n.a.||||||||By default this pin must not be connected. Optionally it can route power voltage generated by Bora PSU. This option is meant to allow monitoring such voltage by carrier board circuitry. It is not meant to power carrier board devices. For more information please contact technical support.
|-
|J3.84||MON_3.3V||n.a.||n.a.||||||||By default this pin must not be connected. Optionally it can route power voltage generated by Bora PSU. This option is meant to allow monitoring such voltage by carrier board circuitry. It is not meant to power carrier board devices. For more information please contact technical support.
|-
|J3.86||MON_1V2_ETH||n.a.||n.a.||||||||By default this pin must not be connected. Optionally it can route power voltage generated by Bora PSU. This option is meant to allow monitoring such voltage by carrier board circuitry. It is not meant to power carrier board devices. For more information please contact technical support.
|-
|J3.88||MON_VDDQ_1V5||n.a.||n.a.||||||||By default this pin must not be connected. Optionally it can route power voltage generated by Bora PSU. This option is meant to allow monitoring such voltage by carrier board circuitry. It is not meant to power carrier board devices. For more information please contact technical support.
|-
|J3.90||MON_1.8V||n.a.||n.a.||||||||By default this pin must not be connected. Optionally it can route power voltage generated by Bora PSU. This option is meant to allow monitoring such voltage by carrier board circuitry. It is not meant to power carrier board devices. For more information please contact technical support.
|-
|J3.92||MON_1.0V||n.a.||n.a.||||||||By default this pin must not be connected. Optionally it can route power voltage generated by Bora PSU. This option is meant to allow monitoring such voltage by carrier board circuitry. It is not meant to power carrier board devices. For more information please contact technical support.
|-
|J3.94||DGND||DGND||n.a.||||||||

Navigation menu