Changes

Jump to: navigation, search

Pinout (Bora)

46 bytes removed, 14:27, 14 April 2022
no edit summary
{{InfoBoxTop}}
{{Applies To Bora}}
{{InfoBoxBottom}}
<section begin="Body" />
==Connectors and Pinout Table==
|J1.105||ETH_TXRX0_P||LAN.TXRXP_A||2||||D||3.3V||
|-
|J1.107||DVDDHD.N.C||LAN.DVDDH-|||16<br>34<br>40||||S||1.8V|Ethernet PHY VDDHDo Not Connect (reserved for internal use)
|-
|J1.109||N.C.||Not Connected||-||||||||
|J2.95||RTC_RST||RTC.~RST ||4||||I/O||3.3V||It can be left open if not used. For further details, please refer to the Maxim Integrated DS3232 datasheet.
|-
|J2.97||XADC_VN_R||FPGA.VN_0||L10||||A / I||VREFP
|See [[BELK-TN-012: Using XADC signal module|BELK-TN-012 Using XADC signal module]]
|-
|J2.99||XADC_VP_R||FPGA.VP_0||K9||||A / I||VREFP
|See [[BELK-TN-012: Using XADC signal module|BELK-TN-012 Using XADC signal module]]
|-
8,154
edits

Navigation menu