Open main menu

DAVE Developer's Wiki β

Changes

no edit summary
{{InfoBoxBottom}}
= Introduction =__FORCETOC__
This page provides information about the <section begin=PL initialization signals: PROGRAM_B, INIT_B, and DONE./>
== PL initialization signals ==This page provides information about the Programmable Logic =(PL) initialization signals: PROGRAM_B, INIT_B, and DONE.
Please refer to [https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf#page=218 Zynq Technical Reference Manual UG-585] for more information about usage and configuration of initialization circuit and signals.
As written described in UG-585 ''the Table 6-24: PL Initialization Signals'' of ''Zynq-7000 SoC Technical Reference Manual (UG585)'', the user can initialize the PL using the these signals.
BORA, BORAX, and BORALite SOM are configured in the following way:
 
* PROGRAM_B has an internal 10kΩ pull-up to VCCO_0 as indicated on Xilinx [https://www.xilinx.com/support/answers/56272.html AR#56272]
* INIT_B has no pull-up/down
* DONE has no pull-up/down. It does not require any external pull-up or pull-down but can be used for connecting a user led for a configuration completed indication (see for example [https://mirror.dave.eu/bora/hw/BoraXEVB/S-EVBBX0000C0R-1.6.1_color.pdf#page=4 BoraXEVB schematics]).
=== External pull-ups ===* PROGRAM_B: for UG-585 indicates to use a stronger 4.7kΩ pull-upresistor for this signal. This value was not known when the Xilinx Zynq 7000 family was released. Nevertheless, to date, as indicated in the UGno issues have been reported although this pull-585up is a little bit weaker. In any case, place an external pull-up to a 3.3V controlled power domain in order to can be put it in parallel with the internal 10kΩ resistor to get a stronger pull-up. For more details, please contact [mailto:helpdesk@dave.eu the technical support].
* INIT_B: for using this signal as ''PL initializing signal Low-to-High transition'', place an external pull-up to a 3.3V controlled power domain.
"3.3V controlled power domain" means that this rail has to be designed in order to meet the power sequences described [[Power (Bora/BoraLite)|here]]. Usually, this is achieved by using a cheap power switch that is enabled by the BOARD_PGOOD signal as illustrated in the following example:
 
 
[[File:BORA_BOARD_PGOOD_3V3.png|center|thumb|3.3V power rail controlled via the BOARD_PGOOD signal]]
 
Please, take into account that a similar switch is used on the SOM to generate the VCCO_0 voltage on the SOM. The input of that switch is connected to the 3.3V rail used to power the SOM itself. This switch is configured in order to have a 654us delay. Thus, the external switch shown in the picture does not have to enable before the internal switch. In other words, its delay has not to be less than 654us.<section end=PL/>
8,186
edits