Difference between revisions of "On board JTAG connector (BoraLite)"
(→J2 - Connector's pinout) |
|||
| Line 4: | Line 4: | ||
__FORCETOC__ | __FORCETOC__ | ||
| − | + | <section begin=Body/> | |
== On board JTAG connector== | == On board JTAG connector== | ||
| Line 44: | Line 44: | ||
|- | |- | ||
|} | |} | ||
| + | <section begin=Body/> | ||
Latest revision as of 15:34, 23 February 2021
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
Info Box
|
On board JTAG connector[edit | edit source]
JTAG signals are routed to a dedicated connector (J2) on the BORA Lite PCB. The connector is placed on the top side of the PCB, at the upper-right corner (please see the picture below).
J2 - Connector's pinout[edit | edit source]
J2 footprint mates with Samtec FSI-110-03-G-S connector. The following table reports the connector's pinout:
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 1 | DGND | - | - |
| 2 | JTAG_TCK | - | - |
| 3 | JTAG_TMS | - | - |
| 4 | JTAG_TDO | - | - |
| 5 | JTAG_TDI | - | - |
| 6 | FPGA_INIT_B | - | For further details, please refer to PL initialization signals |
| 7 | FPGA_PROGRAM_B | - | For further details, please refer to PL initialization signals
(10 kΩ pull-up resistor is already mounted on BORA module) |
| 8 | FPGA_DONE | - | For further details, please refer to PL initialization signals |
| 9 | D.N.C. | - | RESERVED |
| 10 | 3V3 | - | 3.3VIN enabled with BOARD_PGOOD |
