Difference between revisions of "On board JTAG connector (BoraLite)"

From DAVE Developer's Wiki
Jump to: navigation, search
(J2 - Connector's pinout)
Line 41: Line 41:
 
For more details please refer to Table 2-4 on [http://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf 7 Series FPGAs Configuration]
 
For more details please refer to Table 2-4 on [http://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf 7 Series FPGAs Configuration]
 
|-
 
|-
|9 || N.C. || - || -
+
|9 || D.N.C. || - || RESERVED
 
|-
 
|-
 
|10 || 3V3 || - || 3.3VIN enabled with BOARD_PGOOD
 
|10 || 3V3 || - || 3.3VIN enabled with BOARD_PGOOD
 
|-
 
|-
 
|}
 
|}

Revision as of 06:41, 18 October 2019

Info Box
BORALite-TOP.png Applies to BORA Lite

Introduction[edit | edit source]

JTAG signals are routed to a dedicated connector (J2) on the BORA Lite PCB. The connector is placed on the top side of the PCB, at the upper-right corner (please see the picture below).

BORAlite-jtag-conn1.png

J2 - Connector's pinout[edit | edit source]

J2 footprint mates with Samtec FSI-110-03-G-S connector. The following table reports the connector's pinout:

Pin# Pin name Function Notes
1 DGND - -
2 JTAG_TCK - -
3 JTAG_TMS - -
4 JTAG_TDO - -
5 JTAG_TDI - -
6 FPGA_INIT_B - Place external 4.7 kO (or stronger) pull-up resistor to BOARD_PGOOD driven +3.3V supply

For more details please refer to Table 2-4 on 7 Series FPGAs Configuration

7 FPGA_PROGRAM_B - Place external 4.7 kO (or stronger) pull-up resistor to BOARD_PGOOD driven +3.3V supply

For more details please refer to Table 2-4 on 7 Series FPGAs Configuration

8 FPGA_DONE - Place external 300O pull-up resistor to BOARD_PGOOD driven +3.3V supply

For more details please refer to Table 2-4 on 7 Series FPGAs Configuration

9 D.N.C. - RESERVED
10 3V3 - 3.3VIN enabled with BOARD_PGOOD