Difference between revisions of "On board JTAG connector (AxelLite)"
DevWikiAdmin (talk | contribs) (Created page with "{{InfoBoxTop}} {{AppliesToAxelLite}} {{InfoBoxBottom}} == Introduction == JTAG signals are routed to a dedicated connector (J7) on the Axel Lite PCB. The connector is placed...") |
|||
| (5 intermediate revisions by the same user not shown) | |||
| Line 2: | Line 2: | ||
{{AppliesToAxelLite}} | {{AppliesToAxelLite}} | ||
{{InfoBoxBottom}} | {{InfoBoxBottom}} | ||
| + | |||
| + | {{ObsoleteWikiPage|link=AXEL_Lite_SOM/AXEL_Lite_Hardware/Power_and_Reset/JTAG}} | ||
== Introduction == | == Introduction == | ||
| Line 24: | Line 26: | ||
|2 || JTAG_TCK || - || - | |2 || JTAG_TCK || - || - | ||
|- | |- | ||
| − | |3 || JTAG_TMS || - || - | + | |3 || JTAG_TMS || - || 10K pull-up to 3V3 (BOARD_PGOOD driven signal) |
|- | |- | ||
| − | |4 || JTAG_TDO || - || - | + | |4 || JTAG_TDO || - || 10K pull-up to 3V3 (BOARD_PGOOD driven signal) |
|- | |- | ||
| − | |5 || JTAG_TDI || - || - | + | |5 || JTAG_TDI || - || 10K pull-up to 3V3 (BOARD_PGOOD driven signal) |
|- | |- | ||
| − | |6 || JTAG_nTRST || - || - | + | |6 || JTAG_nTRST || - || 10K pull-up to 3V3 (BOARD_PGOOD driven signal) |
|- | |- | ||
|7 || CPU_PORn || - || - | |7 || CPU_PORn || - || - | ||
| Line 38: | Line 40: | ||
|9 || N.C. || - || - | |9 || N.C. || - || - | ||
|- | |- | ||
| − | |10 || JTAG_VREF || - || | + | |10 || JTAG_VREF || - || 3V3 (BOARD_PGOOD driven signal) |
|- | |- | ||
|} | |} | ||
Latest revision as of 08:23, 1 September 2022
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
Info Box
|
|
THIS PAGE IS OBSOLETE, DON'T USE IT AS REFERENCE |
| The new documentation is available here: AXEL_Lite_SOM/AXEL_Lite_Hardware/Power_and_Reset/JTAG | |
Introduction[edit | edit source]
JTAG signals are routed to a dedicated connector (J7) on the Axel Lite PCB. The connector is placed on the top side of the PCB, at the upper-right corner (please see the picture below).
J7 - Connector's pinout[edit | edit source]
J7 footprint mates with Samtec FSI-110-03-G-S connector. The following table reports the connector's pinout:
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 1 | DGND | - | - |
| 2 | JTAG_TCK | - | - |
| 3 | JTAG_TMS | - | 10K pull-up to 3V3 (BOARD_PGOOD driven signal) |
| 4 | JTAG_TDO | - | 10K pull-up to 3V3 (BOARD_PGOOD driven signal) |
| 5 | JTAG_TDI | - | 10K pull-up to 3V3 (BOARD_PGOOD driven signal) |
| 6 | JTAG_nTRST | - | 10K pull-up to 3V3 (BOARD_PGOOD driven signal) |
| 7 | CPU_PORn | - | - |
| 8 | N.C. | - | - |
| 9 | N.C. | - | - |
| 10 | JTAG_VREF | - | 3V3 (BOARD_PGOOD driven signal) |
