Difference between revisions of "On board JTAG connector (AxelLite)"
DevWikiAdmin (talk | contribs) (Created page with "{{InfoBoxTop}} {{AppliesToAxelLite}} {{InfoBoxBottom}} == Introduction == JTAG signals are routed to a dedicated connector (J7) on the Axel Lite PCB. The connector is placed...") |
|||
| Line 5: | Line 5: | ||
== Introduction == | == Introduction == | ||
| − | JTAG signals are routed to a dedicated connector ( | + | JTAG signals are routed to a dedicated connector (J2) on the BORA Lite PCB. The connector is placed on the top side of the PCB, at the upper-right corner (please see the picture below). |
| − | [[File: | + | [[File:BORAlite-jtag-conn.png|500px|frameless|border]] |
| − | == | + | == J2 - Connector's pinout == |
| − | + | J2 footprint mates with Samtec FSI-110-03-G-S connector. The following table reports the connector's pinout: | |
{| class="wikitable" | {| class="wikitable" | ||
| Line 30: | Line 30: | ||
|5 || JTAG_TDI || - || - | |5 || JTAG_TDI || - || - | ||
|- | |- | ||
| − | |6 || | + | |6 || FPGA_INIT_B || - || Place external 4.7 kO (or stronger) pull-up resistor to BOARD_PGOOD driven +3.3V supply |
| + | For more details please refer to Table 2-4 on [http://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf 7 Series FPGAs Configuration] | ||
|- | |- | ||
| − | |7 || | + | |7 || FPGA_PROGRAM_B || - || Place external 4.7 kO (or stronger) pull-up resistor to BOARD_PGOOD driven +3.3V supply |
| + | |||
| + | For more details please refer to Table 2-4 on [http://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf 7 Series FPGAs Configuration] | ||
|- | |- | ||
| − | |8 || | + | |8 || FPGA_DONE || - || Place external 300O pull-up resistor to BOARD_PGOOD driven +3.3V supply |
| + | |||
| + | For more details please refer to Table 2-4 on [http://www.xilinx.com/support/documentation/user_guides/ug470_7Series_Config.pdf 7 Series FPGAs Configuration] | ||
|- | |- | ||
|9 || N.C. || - || - | |9 || N.C. || - || - | ||
|- | |- | ||
| − | |10 || | + | |10 || 3V3 || - || 3.3VIN enabled with BOARD_PGOOD |
|- | |- | ||
|} | |} | ||
Revision as of 14:26, 15 October 2019
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
Info Box
|
Introduction[edit | edit source]
JTAG signals are routed to a dedicated connector (J2) on the BORA Lite PCB. The connector is placed on the top side of the PCB, at the upper-right corner (please see the picture below).
J2 - Connector's pinout[edit | edit source]
J2 footprint mates with Samtec FSI-110-03-G-S connector. The following table reports the connector's pinout:
| Pin# | Pin name | Function | Notes |
|---|---|---|---|
| 1 | DGND | - | - |
| 2 | JTAG_TCK | - | - |
| 3 | JTAG_TMS | - | - |
| 4 | JTAG_TDO | - | - |
| 5 | JTAG_TDI | - | - |
| 6 | FPGA_INIT_B | - | Place external 4.7 kO (or stronger) pull-up resistor to BOARD_PGOOD driven +3.3V supply
For more details please refer to Table 2-4 on 7 Series FPGAs Configuration |
| 7 | FPGA_PROGRAM_B | - | Place external 4.7 kO (or stronger) pull-up resistor to BOARD_PGOOD driven +3.3V supply
For more details please refer to Table 2-4 on 7 Series FPGAs Configuration |
| 8 | FPGA_DONE | - | Place external 300O pull-up resistor to BOARD_PGOOD driven +3.3V supply
For more details please refer to Table 2-4 on 7 Series FPGAs Configuration |
| 9 | N.C. | - | - |
| 10 | 3V3 | - | 3.3VIN enabled with BOARD_PGOOD |
