Open main menu
DAVE Developer's Wiki
β
Search
Changes
← Older edit
Newer edit →
ORCA SOM/ORCA Hardware/General Information/Processor and memory subsystem
329 bytes added
,
15:05, 24 February 2021
→
Processor Info
{| class="wikitable" |
| align="center" style="background:#f0f0f0;" |'''Processor'''
| align="center" style="background:#f0f0f0;" |'''i.MX8M Plus
Dual'''
| align="center" style="background:#f0f0f0;" |'''i.MX8M Plus Quad
'''
|-
|# Cores
|2x Arm® Cortex®-A53<br>1x Arm® Cortex®-M7<br>1x Hi-Fi4 DSP
|4x Arm® Cortex®-A53 <br>1x Arm® Cortex®-M7<br>1x Hi-Fi4 DSP
|-
|Clock
|| colspan="2"
|1.8 GHz
|-
|L2 Cache
|| colspan="2"
|512 KB|-|LPDDR4
|| colspan="2"
| 32 bit @ 2000 MHz
<br>
(LPDDR4-4000)
|-
|GPU
| colspan="2"
| 3D: Vivante GC 7000UL (2 Shader)<br>2D: Vivante GC520L<br>
OpenGL ES 3.1<br>Vulkan<br>Open VG 1.1<br>Open CL 1.2
|-
|VPU
| colspan="2"
| 1080p60 H.265, H.264, VP9, VP8 decoder<br>1080p60 H.265, H.264 encoder
|-
|NPU
| colspan="2"
| 2.25 TOP/s Neural Processing Unit
|-
|Display Controller
| colspan="2"
| Dual Channel LVDS up to 1080p60
|-
|Video Output
| colspan="2"
| 1x HDMI 2.0a<br>1x MIPI-DSI (4-lanes)
|-
|Camera Input
| colspan="2"
| colspan="2" |2x MIPI CSI (4-lanes each)<br>2x ISP
|-
|Ethernet
| colspan="2"
| 2x 10/100/1000 Mbit/s controller with AVB and IEEE1588
|-
|PCIe
| colspan="2"
| 1x PCIe 3 (1-lane)
|-
|USB
| colspan="2"
| 2x USB 2.0/3.0
|-
|+ align="bottom" style="caption-side: bottom" | Table: i.MX8M Plus
models comparison
|}
U0007
Bureaucrats
, dave_user,
Administrators
8,226
edits