Changes

Jump to: navigation, search
Introduction
This Technical Note (TN for short) belongs to the series introduced [[ML-TN-001_-_AI_at_the_edge:_comparison_of_different_embedded_platforms_-_Part_1|here]]. Specifically, it illustrates the execution of [[ML-TN-001_-_AI_at_the_edge:_comparison_of_different_embedded_platforms_-_Part_1#Reference_application_.231:_fruit_classifier|this inference application (fruit classifier)]] on the [https://www.xilinx.com/products/boards-and-kits/zcu104.html Xilinx Zynq UltraScale+ MPSoC ZCU104 Evaluation Kit].
The same application was tested on the NXP i.MX8M-based Mito8M SoM as well. For more details, please refer to [[ML-TN-001_-_AI_at_the_edge:_comparison_of_different_embedded_platforms_-_Part_2|this article]].
===Test bed===
The following table details the test bed used for this Technical Note.{| class="wikitable" style="margin: auto;"
|+
!
|2020.1
|}
 
The target was configured in order to leverage the hardware acceleration provided by the [https://www.xilinx.com/products/intellectual-property/dpu.html Xilinx Deep Learning Processor Unit (DPU)]. This IP was instantiated in the Programmable Logic (PL).
==Building the application==
4,650
edits

Navigation menu