Open main menu

DAVE Developer's Wiki β

Changes

MITO 8M SOM/MITO 8M Hardware/Pinout Table

1,039 bytes added, 14:51, 24 September 2020
Pinout Table EVEN pins declaration
! latexfontsize="scriptsize" | Type
! latexfontsize="scriptsize" | Notes
! colspan="2" latexfontsize="scriptsize" | Alternative Functions
|-
|J1.2
|<nowiki>-</nowiki>
|G
|
|
|
|3.3VIN
|S
|
|
|
|3.3VIN
|S
|
|
|
|3.3VIN
|S
|
|
|
|3.3VIN
|S
|
|
|
|<nowiki>-</nowiki>
|G
|
|
|
| -
|S
|
|
|
|I
|internal pull-up 100k to NVCC_SNVS
|
|
|-
|NVCC_3V3
|O
|
|
|
|I
|internal pull-up to NVCC_3V3
|
|
|-
|I/O
|internal pull-up 100k to NVCC_SNVS
|
|
|-
|I
|internal pull-up to NVCC_SNVS
|
|
|-
| rowspan="4" |J1.26| rowspan="4" |SAI3_RXC| rowspan="4" |CPU.SAI3_RXC| rowspan="4" |F4| rowspan="4" |NVCC_3V3| rowspan="4" |I/O|rowspan="4" ||ALT0|SAI3_RX_BCLK|-|ALT1|GPT1_CAPTURE2|-|ALT2|SAI5_RX_BCLK|-|ALT5|GPIO4_IO29
|-
| rowspan="4" |J1.28| rowspan="4" |GPIO1_IO02| rowspan="4" |CPU.GPIO1_IO02| rowspan="4" |R4| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0
|GPIO1_IO02
|CPU.GPIO1_IO02-|R4ALT1|NVCC_3V3WDOG1_WDOG_B|I/O-|ALT5|WDOG1_WDOG_ANY|-|ALT7|SJC_DE_B
|-
|J1.30
|
|
|
|-
| rowspan="4" |J1.32
| rowspan="4" |SAI3_RXD
| rowspan="4" |CPU.SAI3_RXD
| rowspan="4" |F3
| rowspan="4" |NVCC_3V3
| rowspan="4" |I/O
| rowspan="4" |
|ALT0
|SAI3_RX_DATA0
|-
|ALT1
|GPT1_COMPARE1
|-
|J1.32ALT2|SAI3_RXDSAI5_RX_DATA0|CPU.SAI3_RXD|F3|NVCC_3V3|I/O-|ALT5|GPIO4_IO30
|-
| rowspan="3" |J1.34| rowspan="3" |SAI2_MCLK| rowspan="3" |CPU.SAI2_MCLK| rowspan="3" |H5| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0
|SAI2_MCLK
|CPU.SAI2_MCLK-|H5ALT1|NVCC_3V3SAI5_MCLK|I/O-|ALT5|GPIO4_IO27
|-
|J1.36
|NVCC_3V3
|I/O
|
|ALT0
|SAI3_RX_SYNC
|-
|
|
|
|
|
|
|
|ALT1
|GPT1_CAPTURE1
|-
|
|
|
|
|
|
|
|ALT2
|SAI5_RX_SYNC
|-
|
|
|
|
|
|
|
|ALT5
|GPIO4_IO28
|-
|J1.38
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|I/O
|internally used for eMMC
|
|
|-
|<nowiki>-</nowiki>
|G
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|<nowiki>-</nowiki>
|G
|
|
|
|VDDA_1V8
|D
|
|
|
|VDDA_1V8
|D
|
|
|
|VDD_PHY_3V3
|D
|
|
|
|VDD_PHY_3V3
|D
|
|
|
|VDD_PHY_3V3
|D
|
|
|
|VDD_PHY_3V3
|D
|
|
|
|VDD_PHY_3V3
|D
|
|
|
|VDD_PHY_3V3
|D
|
|
|
|<nowiki>-</nowiki>
|G
|
|
|
| -
|D
|
|
|
| -
|D
|
|
|
| -
|D
|
|
|
| -
|D
|
|
|
| -
|D
|
|
|
| -
|D
|
|
|
| -
|D
|
|
|
| -
|D
|
|
|
| -
|D
|
|
|
| -
|D
|
|
|
|<nowiki>-</nowiki>
|G
|
|
|
|I/O
|internally used for NAND
|
|
|-
|I/O
|internally used for NAND
|
|
|-
|I/O
|???
|
|
|-
|I/O
|???
|
|
|-
|I/O
|???
|
|
|-
|I/O
|???
|
|
|-
|NVCC_3V3
|I/O
|
|
|
|I/O
|???
|
|
|-
|I/O
|???
|
|
|-
|I/O
|???
|
|
|-
|I/O
|???
|
|
|-
|<nowiki>-</nowiki>
|G
|
|
|
|I/O
|???
|
|
|-
|I/O
|???
|
|
|-
|I/O
|???
|
|
|-
|I/O
|???
|
|
|-
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|NVCC_3V3
|I/O
|
|
|
|<nowiki>-</nowiki>
|G
|
|
|
|
|D
|
|
|
|
|D
|
|
|
|
|D
|
|
|
|
|D
|
|
|
|
|D
|
|
|
|
|D
|
|
|
|
|D
|
|
|
|
|D
|
|
|
|
|D
|
|
|
|
|D
|
|
|
| -
|S
|
|
|
| -
|S
|
|
|
|<nowiki>-</nowiki>
|G
|
|
|
|VDD_PHY_3V3
|I
|
|
|
|VDD_PHY_3V3
|I
|
|
|
| -
|D
|
|
|
| -
|D
|
|
|
| -
|D
|
|
|
| -
|D
|
|
|
|<nowiki>-</nowiki>
|G
|
|
|
a000298_approval, dave_user
299
edits