Open main menu

DAVE Developer's Wiki β

Changes

MITO 8M SOM/MITO 8M Hardware/Pinout Table

704 bytes added, 08:39, 24 September 2020
Pinout Table ODD pins declaration
|CPU.GPIO1_IO00
|T6
|NVCC_3V3|I/O
|
|
|CPU.GPIO1_IO01
|T7
|NVCC_3V3|I/O
|
|
|CPU.SPDIF_EXT_CLK
|E6
|NVCC_3V3|I/O
|
|
|CPU.GPIO1_IO13
|K6
|NVCC_3V3|I/O
|
|
|CPU.ECSPI2_SCLK
|C5
|NVCC_3V3|I/O
|
|
|CPU.ECSPI2_MOSI
|E5
|NVCC_3V3|I/O
|
|
|CPU.GPIO1_IO08
|N7
|NVCC_3V3|I/O
|
|
|CPU.GPIO1_IO09
|M7
|NVCC_3V3|I/O
|
|
|CPU.ECSPI2_MISO
|B5
|NVCC_3V3|I/O
|
|
|CPU.ECSPI2_SS0
|A5
|NVCC_3V3|I/O
|
|
|CPU.GPIO1_IO05
|P7
|NVCC_3V3|I/O
|
|
|CPU.I2C2_SCL
|G7
|NVCC_3V3|I/O
|
|
|CPU.I2C2_SDA
|F7
|NVCC_3V3|I/O
|
|
|CPU.GPIO1_IO06
|N5
|NVCC_3V3|I/O
|
|
|CPU.SAI2_RXC
|H3
|NVCC_3V3|I/O
|
|
|CPU.SAI2_RXFS
|J4
|NVCC_3V3|I/O
|
|
|CPU.SD2_DATA0
|N22
|NVCC_3V3|I/O
|
|
|CPU.SD2_DATA1
|N21
|NVCC_3V3|I/O
|
|
|CPU.SD2_DATA2
|P22
|NVCC_3V3|I/O
|
|
|CPU.SD2_DATA03
|P21
|NVCC_3V3|I/O
|
|
|CPU.SD2_CMD
|M22
|NVCC_3V3|I/O
|
|
|CPU.SD2_CLK
|L22
|NVCC_3V3|I/O
|
|
|CPU.UART3_TXD
|B7
|NVCC_3V3|I/O
|
|
|CPU.UART3_RXD
|A6
|NVCC_3V3|I/O
|
|
|CPU.UART4_TXD
|D7
|NVCC_3V3|I/O
|
|
|CPU.UART4_RXD
|C6
|NVCC_3V3|I/O
|
|
|CPU.SD2_WP
|M21
|NVCC_3V3|I/O
|
|
|CPU.SD2_RESET_B
|R22
|NVCC_3V3|I/O
|
|
|CPU.HDMI_DDC_SCL
|R3
|VDD_PHY_1V8|I/O
|
|
|CPU.HDMI_DDC_SDA
|P3
|VDD_PHY_1V8|I/O
|
|
|CPU.HDMI_AUX_N
|V2
|-|D
|connected with capacitor in series
|
|CPU.HDMI_AUX_P
|V1
|-|D
|connected with capacitor in series
|
|CPU.HDMI_TX_M_LN_3
|M2
|-|D
|connected with capacitor in series
|
|CPU.HDMI_TX_P_LN_3
|M1
|-|D
|connected with capacitor in series
|
|CPU.HDMI_TX_M_LN_0
|T2
|-|D
|connected with capacitor in series
|
|CPU.HDMI_TX_P_LN_0
|T1
|-|D
|connected with capacitor in series
|
|CPU.HDMI_TX_M_LN_1
|U1
|-|D
|connected with capacitor in series
|
|CPU.HDMI_TX_P_LN_1
|U2
|-|D
|connected with capacitor in series
|
|CPU.HDMI_TX_M_LN_2
|N1
|-|D
|connected with capacitor in series
|
|CPU.HDMI_TX_P_LN_2
|N2
|-|D
|connected with capacitor in series
|
|J1.127
|HDMI_CEC
|CPU.HDMI_CEC|W3|VDD_PHY_1V8|I/O
|
|
|J1.129
|HDMI_HPD
|CPU.HDMI_HPD|W2|VDD_PHY_1V8|I/O
|
|
|J1.177
|SD2_CD_B
|CPU.SD2_CD_B|L21|NVCC_3V3|I/O
|
|
|J1.179
|ECSPI1_SS0
|CPU.ECSPI1_SS0|D4|NVCC_3V3|I/O
|
|
|J1.181
|ECSPI1_SCLK
|CPU.ECSPI1_SCLK|D5|NVCC_3V3|I/O
|
|
|J1.183
|ECSPI1_MISO
|CPU.ECSPI1_MISO|B4|NVCC_3V3|I/O
|
|
|J1.185
|GPIO1_IO03
|CPU.GPIO1_IO03|P4|NVCC_3V3|I/O
|
|
|J1.187
|UART1_TXD
|??
|
|NVCC_3V3||I/O
|
|
|J1.189
|UART1_RXD
|??
|
|NVCC_3V3||I/O
|
|
|J1.191
|UART2_TXD
|??
|
|NVCC_3V3||I/O
|
|
|J1.193
|UART2_RXD
|??
|
|NVCC_3V3||I/O
|
|
|J1.195
|ECSPI1_MOSI
|CPU.ECSPI1_MOSI|A4|NVCC_3V3|I/O
|
|
|J1.197
|GPIO1_IO14
|CPU.GPIO1_IO14|K7|NVCC_3V3|I/O
|
|
|J1.199
|GPIO1_IO04
|CPU.GPIO1_IO04|P5|NVCC_3V3|I/O
|
|
|-
|J1.201
|GPIO1_IO12 (USB1_OTG_PWR)|CPU.GPIO1_IO12|L7|NVCC_3V3|I/O
|
|
a000298_approval, dave_user
299
edits