a000298_approval, dave_user
299
edits
Changes
no edit summary
<section begin=History/>
{| style="border-collapse:collapse; "
!colspan="4" style="width:100%; text-align:left"; border-bottom:solid 2px #ededed"|History
|-
!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Version!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Issue Date!style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white"|Notes
|-
|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|X1.Y0.Z0|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|Month YearSep 2020|style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000"|TBDFirst release
|-
|-
|}
The heart of MITO 8M module is composed by the following components:
* ''TBD: SOC name'' i.MX8M SoC application processor
* Power supply unit
* DDR LPDDR4 memory banksbank* NOR and eMMC or NAND flash banks* ''TBDConnectors: SOM connector type'' ** 1 x 204 pins SO-DIMM edge connector with interfaces signals*** partially compatible with [[AXEL Lite SOM]]** 2 x 25 pins One Piece mating board layout Expansion
This chapter shortly describes the main Axel Lite MITO 8M components.
=== Processor Info ===
{| class="wikitable" |
| align="center" style="background:#f0f0f0;"|'''Processor'''| align="center" style="background:#f0f0f0;"|'''# Cores'''| align="center" style="background:#f0f0f0;"|'''Clock'''| align="center" style="background:#f0f0f0;"|'''L2 ''''''Cache'''| align="center" style="background:#f0f0f0;"|'''DDR3LPDDR4'''| align="center" style="background:#f0f0f0;"|'''Graphics AccelerationGPU'''| align="center" style="background:#f0f0f0;"|'''IPUVPU'''| align="center" style="background:#f0f0f0;"|'''VPUDisplay''''''Controller'''|VideoOutput|'''Camera'''Input| align="center" style="background:#f0f0f0;"|'''SATA-IIPCIe'''
|-
| i.MX6 Solo MX8M Dual || 2 x Arm® Cortex®-A53 1 x Arm® Cortex®-M4 |rowspan="2" |800 MHz<br>1 .3 GHz 1.5 GHz |rowspan="2" |512 KB 1 MB || rowspan="2" |32 bit @ 400 1600 MHz (LPDDR4-3200) |rowspan="2" |3D: Vivante GC880<br>2D: Vivante GC320<br>Vector: N4 Shader* OpenGL ES 1.1, 2.0, 3.A0, 3. 1* Open CL 1.2* Vulkan|rowspan="2" |1x 4Kp60 HEVC/H.265 main, and main 10 decoder 4Kp60 VP9 decoder 4Kp30 AVC/H.264 decoder 1080p60 MPEG-2, MPEG-4p2, VC-1, VP8, RV9, AVS, MJPEG, H.263 decoder |rowspan="2" |1x Dual IndependentDisplay Support up tp 4kp60 |rowspan="2" |N1 x HDMI 2.A0a1 x MIPI-DSI (with MIPI to LVDS bridge)| rowspan="2" |2 x MIPI CSI(4-lanes each)| rowspan="2" | 2 x PCIe 2.0(1-lane each)
|-
| i.MX6 Dual || 2 ||850 MHz<br>1 GHz<br>1.2 GHz MX8M Quad ||4 x Arm® Cortex®-A53 1 MB ||64 bit @ 533 MHz ||3D: Vivante GC2000<br>2D: Vivante GC320<br>Vector: Vivante GC335 ||2x ||2x || Yesx Arm® Cortex®-M4
|-
|}
=== eMMC flash bank ===
{| class="wikitable" |
|-
|}
=== Memory map ===