Open main menu

DAVE Developer's Wiki β

Changes

MITO 8M Mini SOM/MITO 8M Mini Hardware/Pinout Table

14,621 bytes added, 18:06, 27 December 2023
no edit summary
! colspan="4" style="width:100%; text-align:left" ; border-bottom:solid 2px #ededed" |History
|-
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Version
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Issue Date
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#73B2C7; padding:5px; color:white" |Notes
|-
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |1.0.0{{oldid| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" 14768|Dec 20202021/10/11}}
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |First release
|-
! style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |2023/10/26
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#ededed; padding:5px; color:#000000" |Update pin information
|-
|}
=== Connectors description ===
In the following table are described all available connectors integrated on MITO 8M Mini/Nano SOM:
{| class="wikitable"
|-
|-
|}
The dedicated carrier board must mount the mating connector and connect the desired peripheral interfaces according to MITO 8M Mini/Nano pinout specifications. See the images below for reference:
[[File:MITO_8M_Mini_MITO8M_Mini-_TOPconn-top.jpegpng|500px|thumb|MITO 8M Mini/Nano TOP view|none]][[File:MITO_8M_Mini_MITO8M_Mini-conn-_BOTTOMbottom.jpegpng|500px|thumb|MITO 8M Mini/Nano BOTTOM view|none]]
Below a detailed description of the pinout, grouped in the following tables:
|-
|'''Pin Name'''
| Pin (signal) name on the MITO 8M Mini connectors
|-
|'''Internal<br>connections'''
| Connections to the components
* CPU.<x> : pin connected to CPU pad named <x>(NXP iMX8MM)* PMIC.<x> : pin connected to the Power Manager IC (NXP PF4210PF8121)
* LAN.<x> : pin connected to the LAN PHY (MICROCHIP KSZ9031RNX)
* BRIDGE.<x> : pin connected to the MIPI-to-LVDS bridge (TI SN65DSI84)
|SRC_BOOT_CFG3
|-
| rowspan="5" |J1.107|HDMI_AUX_Prowspan="5" |SAI1_TXD3| rowspan="5" |CPU.HDMI_AUX_PSAI1_TXD3| rowspan="5" |AF21| rowspan="5" | NVCC_3V3| rowspan="5" |I/O| rowspan="5" |Internally used for BOOT mode configuration: can be pulled-up or down depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]|ALT0|SAI1_TX_DATA3|-|ALT1|SAI5_TX_DATA3|-|ALT4|CORESIGHT_TRACE11| -|DALT5|connected with capacitor in seriesGPIO4_IO15|-|ALT6|SRC_BOOT_CFG11
|-
|J1.109
|
|-
| rowspan="4" |J1.111|HDMI_TX_M_LN_3rowspan="4" |SAI1_TXFS| rowspan="4" |CPU.HDMI_TX_M_LN_3SAI1_TXFS|rowspan="4" |AB19| -rowspan="4" |NVCC_3V3|Drowspan="4" |I/O|connected with capacitor in seriesrowspan="4" ||ALT0|SAI1_TX_SYNC (Configure register IOMUXC_SAI1_TX_SYNC_SELECT_INPUT for mode ALT0)
|-
|J1.113ALT1|HDMI_TX_P_LN_3SAI5_TX_SYNC|CPU.HDMI_TX_P_LN_3|| -|D|connected with capacitor in series||(Configure register IOMUXC_SAI5_TX_SYNC_SELECT_INPUT for mode ALT1)
|-
|J1.115|HDMI_TX_M_LN_0|CPU.HDMI_TX_M_LN_0|| -|D|connected with capacitor in series|ALT4|CORESIGHT_EVENTO
|-
|J1.117|HDMI_TX_P_LN_0|CPU.HDMI_TX_P_LN_0|| -|D|connected with capacitor in series|ALT5|GPIO4_IO10
|-
| rowspan="4" |J1.119113|HDMI_TX_M_LN_1rowspan="4" |SAI1_TXC| rowspan="4" |CPU.HDMI_TX_M_LN_1SAI1_TXC|rowspan="4" |AC18| -rowspan="4" |NVCC_3V3|Drowspan="4" |I/O|connected with capacitor in seriesrowspan="4" ||ALT0|SAI1_TX_BCLK (Configure register IOMUXC_SAI1_TX_BCLK_SELECT_INPUT for mode ALT0)
|-
|J1.121ALT1|HDMI_TX_P_LN_1SAI5_TX_BCLK|CPU.HDMI_TX_P_LN_1|| -|D|connected with capacitor in series||(Configure register IOMUXC_SAI5_TX_BCLK_SELECT_INPUT for mode ALT1)
|-
|J1.123|HDMI_TX_M_LN_2|CPU.HDMI_TX_M_LN_2ALT4|CORESIGHT_EVENTI| -|D|connected with capacitor in series|ALT5|GPIO4_IO11
|-
| rowspan="5" |J1.125115|HDMI_TX_P_LN_2rowspan="5" |SAI1_TXD0| rowspan="5" |CPU.HDMI_TX_P_LN_2SAI1_TXD0| rowspan="5" |AG20| rowspan="5" |NVCC_3V3|rowspan="5" |I/O| rowspan="5" |Internally used for BOOT mode configuration: can be pulled-up or down depending on|D[[MITO 8M Mini SOM/Part number composition|connected with capacitor in seriesMITO 8M Mini SOM P/N composition]]|ALT0|SAI1_TX_DATA0
|-
|J1.127|HDMI_CEC|CPU.HDMI_CEC||VDD_PHY_1V8|I/O||ALT1|SAI5_TX_DATA0
|-
|J1.129|HDMI_HPD|CPU.HDMI_HPD||VDD_PHY_1V8|I/O||ALT4|CORESIGHT_TRACE8
|-
|J1.131|DGND |DGND| -| -|G||ALT5|GPIO4_IO12
|-
|J1.133|LVDS0_CLK_N|BRIDGE.A_CLKN|F9| -|D||ALT6|SRC_BOOT_CFG8
|-
| rowspan="5" |J1.135117|LVDS0_CLK_Prowspan="5" |SAI1_TXD1|BRIDGErowspan="5" |CPU.A_CLKPSAI1_TXD1| rowspan="5" |AF20| rowspan="5" |NVCC_3V3|F8rowspan="5" |I/O| rowspan="5" |Internally used for BOOT mode configuration: can be pulled-up or down depending on|D[[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]|ALT0|SAI1_TX_DATA1
|-
|J1.137ALT1|LVDS0_TX0_N|BRIDGE.A_Y0N|C9SAI5_TX_DATA1| -|D||ALT4|CORESIGHT_TRACE9
|-
|J1.139|LVDS0_TX0_P|BRIDGE.A_Y0P|C8| -|D||ALT5|GPIO4_IO13
|-
|J1.141|LVDS0_TX1_N|BRIDGE.A_Y1N|D9| -|D||ALT6|SRC_BOOT_CFG9
|-
| rowspan="5" |J1.143119|LVDS0_TX1_Prowspan="5" |SAI1_TXD2|BRIDGErowspan="5" |CPU.A_Y1PSAI1_TXD2| rowspan="5" |AG21|D8rowspan="5" |NVCC_3V3| rowspan="5" |I/O| rowspan="5" |Internally used for BOOT mode configuration: can be pulled-up or down depending on [[MITO 8M Mini SOM/Part number composition|DMITO 8M Mini SOM P/N composition]]|ALT0|SAI1_TX_DATA2|-|ALT1|SAI5_TX_DATA2
|-
|J1.145|LVDS0_TX2_N|BRIDGE.A_Y2N|E9| -|D||ALT4|CORESIGHT_TRACE10
|-
|J1.147|LVDS0_TX2_P|BRIDGE.A_Y2P|E8| -|D||ALT5|GPIO4_IO14
|-
|J1.149|LVDS0_TX3_N|BRIDGE.A_Y3N|G9| -|D||ALT6|SRC_BOOT_CFG10
|-
| rowspan="4" |J1.151121|LVDS0_TX3_Prowspan="4" |SAI1_RXFS|BRIDGErowspan="4" |CPU.A_Y3PSAI1_RXFS|G8rowspan="4" |AG16| -rowspan="4" |NVCC_3V3|Drowspan="4" |I/O| rowspan="4" ||ALT0|SAI1_RX_SYNC (Configure register IOMUXC_SAI1_RX_SYNC_SELECT_INPUT for mode ALT0)
|-
|J1.153ALT1|DGND SAI5_RX_SYNC|DGND| -| -|G|||(Configure register IOMUXC_SAI5_RX_SYNC_SELECT_INPUT for mode ALT1)
|-
|J1.155ALT4|LVDS1_CLK_N|BRIDGE.B_CLKN|A6CORESIGHT_TRACE_CLK| -|D||ALT5|GPIO4_IO00
|-
| rowspan="4" |J1.157123|LVDS1_CLK_Prowspan="4" |SAI1_RXC|BRIDGErowspan="4" |CPU.B_CLKPSAI1_RXC|B6rowspan="4" |AF16| -rowspan="4" |NVCC_3V3|Drowspan="4" |I/O| rowspan="4" ||ALT0|SAI1_RX_BCLK
|-
|J1.159ALT1|LVDS1_TX0_NSAI5_RX_BCLK|BRIDGE.B_Y0N|A3| -|D|||(Configure register IOMUXC_SAI5_RX_BCLK_SELECT_INPUT for mode ALT1)
|-
|J1.161|LVDS1_TX0_P|BRIDGE.B_Y0P|B3| -|D||ALT4|CORESIGHT_TRACE_CTL
|-
|J1.163|LVDS1_TX1_N|BRIDGE.B_Y1N|A4| -|D||ALT5|GPIO4_IO01
|-
| rowspan="7" |J1.165125|LVDS1_TX1_Prowspan="7" |SAI1_RXD0|BRIDGErowspan="7" |CPU.B_Y1PSAI1_RXD0| rowspan="7" |AG15| rowspan="7" |NVCC_3V3|B4rowspan="7" |I/O| rowspan="7" |Internally used for BOOT mode configuration: can be pulled-up or down depending on|D[[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]|ALT0|SAI1_RX_DATA0
|-
|J1.167ALT1|LVDS1_TX2_NSAI5_RX_DATA0(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_0 for mode ALT1)|BRIDGE.B_Y2N-|A5ALT2| -SAI1_TX_DATA1|D-|ALT3|PDM_BIT_STREAM0|(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_0 for mode ALT3)
|-
|J1.169|LVDS1_TX2_P|BRIDGE.B_Y2P|B5| -|D||ALT4|CORESIGHT_TRACE0
|-
|J1.171|LVDS1_TX3_N|BRIDGE.B_Y3N|A7| -|D||ALT5|GPIO4_IO02
|-
|J1.173|LVDS1_TX3_P|BRIDGE.B_Y3P|B7| -|D||ALT6|SRC_BOOT_CFG0
|-
|J1.175|DGND |DGND| -| -|G||||-| rowspan="26" |J1.177127| rowspan="26" |SD2_CD_BSAI1_RXD1| rowspan="26" |CPU.SD2_CD_BSAI1_RXD1| rowspan="26" |AF15| rowspan="26" |NVCC_3V3| rowspan="26" |I/O| rowspan="26" |Internally used for BOOT mode configuration: can be pulled-up or down depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
|ALT0
|USDHC2_CD_BSAI1_RX_DATA1
|-
|ALT5ALT1|GPIO2_IO12SAI5_RX_DATA1(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_1 for mode ALT1)
|-
| rowspan="3" |J1.179| rowspan="3" |ECSPI1_SS0| rowspan="3" |CPU.ECSPI1_SS0| rowspan="3" || rowspan="3" |NVCC_3V3| rowspan="3" |I/OALT3| rowspan="3" |PDM_BIT_STREAM1|ALT0|ECSPI1_SS0(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_1 for mode ALT3)
|-
|ALT1ALT4|UART3_RTS_BCORESIGHT_TRACE1
|-
|ALT5
|GPIO5_IO09GPIO4_IO03|-|ALT6|SRC_BOOT_CFG1
|-
| rowspan="36" |J1.181129| rowspan="36" |ECSPI1_SCLKSAI1_RXD2| rowspan="36" |CPU.ECSPI1_SCLKSAI1_RXD2| rowspan="36" |AG17| rowspan="36" |NVCC_3V3| rowspan="36" |I/O| rowspan="36" |Internally used for BOOT mode configuration: can be pulled-up or down depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]
|ALT0
|ECSPI1_SCLKSAI1_RX_DATA2
|-
|ALT1
|UART3_RXSAI5_RX_DATA2(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_2 for mode ALT1)
|-
|ALT5ALT3|GPIO5_IO06PDM_BIT_STREAM2(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_2 for mode ALT3)
|-
| rowspan="3" |J1.183| rowspan="3" |ECSPI1_MISO| rowspan="3" |CPU.ECSPI1_MISO| rowspan="3" || rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|ECSPI1_MISO|-|ALT1ALT4|UART3_CTS_BCORESIGHT_TRACE2
|-
|ALT5
|GPIO5_IO08GPIO4_IO04
|-
| rowspan="3" |J1.185| rowspan="3" |GPIO1_IO03| rowspan="3" |CPU.GPIO1_IO03| rowspan="3" || rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0ALT6|GPIO1_IO03SRC_BOOT_CFG2
|-
|ALT1J1.131|DGND |DGND| -| -|G|||USDHC1_VSELECT
|-
|ALT5J1.133|LVDS0_CLK_N|BRIDGE.A_CLKN|F9| -|D|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]||SDMA1_EXT_EVENT0
|-
| rowspan="3" |J1.187133| rowspan="3" |UART2_TXDDSI_CLK_N| rowspan="3" |CPU.UART2_TXDMIPI_DSI_CLK_N| rowspan="3" A11|-| rowspan="3" |NVCC_3V3D| rowspan="3" Depending on [[MITO 8M Mini SOM/Part number composition|IMITO 8M Mini SOM P/O| rowspan="3" |used as default Linux consoleN composition]]|ALT0|UART2_TX
|-
|ALT1J1.135|LVDS0_CLK_P|BRIDGE.A_CLKP|F8| -|D|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]||ECSPI3_SS0
|-
|ALT5J1.135|DSI_CLK_P|CPU.MIPI_|B11| -|D|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]||GPIO5_IO25
|-
| rowspan="3" |J1.189137| rowspan="3" |UART2_RXDLVDS0_TX0_N| rowspan="3" |CPUBRIDGE.UART2_RXDA_Y0N| rowspan="3" C9|-| rowspan="3" |NVCC_3V3D| rowspan="3" Depending on [[MITO 8M Mini SOM/Part number composition|IMITO 8M Mini SOM P/O| rowspan="3" |used as default Linux consoleN composition]]|ALT0|UART2_RXD
|-
|ALT1J1.137|DSI_D0_N|CPU.MIPI_DSI_D0_N|A9| -|D|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]||ECSPI3_MISO
|-
|ALT5|GPIO5_IO24|-| rowspan="3" |J1.191139| rowspan="3" |UART1_TXDLVDS0_TX0_P| rowspan="3" |CPUBRIDGE.UART1_TXDA_Y0P| rowspan="3" C8|-| rowspan="3" |NVCC_3V3D| rowspan="3" Depending on [[MITO 8M Mini SOM/Part number composition|IMITO 8M Mini SOM P/O| rowspan="3" |N composition]]|ALT0|UART1_TX
|-
|ALT1J1.139|DSI_D0_P|CPU.MIPI_DSI_D0_P|B9| -|D|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]||ECSPI3_MOSI
|-
|ALT5J1.141|LVDS0_TX1_N|BRIDGE.A_Y1N|D9| -|D|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]||GPIO5_IO23
|-
| rowspan="3" |J1.193141| rowspan="3" |UART1_RXDDSI_D1_N| rowspan="3" |CPU.UART1_RXDMIPI_DSI_D1_N| rowspan="3" A10|-| rowspan="3" |NVCC_3V3D| rowspan="3" Depending on [[MITO 8M Mini SOM/Part number composition|IMITO 8M Mini SOM P/O| rowspan="3" |N composition]]|ALT0|UART1_RXD
|-
|ALT1J1.143|LVDS0_TX1_P|BRIDGE.A_Y1P|D8| -|D|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]||ECSPI3_SCLK
|-
|ALT5J1.143|DSI_D1_P|CPU.MIPI_DSI_D1_P|B10| -|D|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]||GPIO5_IO22
|-
| rowspan="3" |J1.195145| rowspan="3" |ECSPI1_MOSILVDS0_TX2_N| rowspan="3" |CPUBRIDGE.ECSPI1_MOSIA_Y2N| rowspan="3" E9|-| rowspan="3" |NVCC_3V3D| rowspan="3" Depending on [[MITO 8M Mini SOM/Part number composition|IMITO 8M Mini SOM P/O| rowspan="3" |N composition]]|ALT0|ECSPI1_MOSI
|-
|ALT1J1.145|DSI_D2_N|CPU.MIPI_DSI_D2_N|A12| -|D|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]||UART3_TX
|-
|ALT5J1.147|LVDS0_TX2_P|BRIDGE.A_Y2P|E8| -|D|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]||GPIO5_IO07
|-
| rowspan="4" |J1.197147| rowspan="4" |GPIO1_IO14DSI_D2_P| rowspan="4" |CPU.GPIO1_IO14MIPI_DSI_D2_P| rowspan="4" B12|-| rowspan="4" |NVCC_3V3D| rowspan="4" Depending on [[MITO 8M Mini SOM/Part number composition|IMITO 8M Mini SOM P/O| rowspan="4" |N composition]]|ALT0|GPIO1_IO14
|-
|ALT1J1.149|LVDS0_TX3_N|BRIDGE.A_Y3N|G9| -|D|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]||USB2_OTG_PWR
|-
|ALT5J1.149|DSI_D3_N|CPU.MIPI_DSI_D3_N|A13| -|D|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]||PWM3_OUT
|-
|ALT6J1.151|LVDS0_TX3_P|BRIDGE.A_Y3P|G8| -|D|Depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]||CCM_CLKO1
|-
| rowspan="3" |J1.199151| rowspan="3" |GPIO1_IO04DSI_D3_P| rowspan="3" |CPU.GPIO1_IO04MIPI_DSI_D3_P| rowspan="3" B13|-| rowspan="3" |NVCC_3V3D| rowspan="3" Depending on [[MITO 8M Mini SOM/Part number composition|IMITO 8M Mini SOM P/O| rowspan="3" |N composition]]|ALT0|GPIO1_IO04
|-
|ALT1|USDHC2_VSELECT|-|ALT5|SDMA1_EXT_EVENT1|-| rowspan="3" |J1.201| rowspan="3" |GPIO1_IO12| rowspan="3" |CPU.GPIO1_IO12| rowspan="3" || rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|GPIO1_IO12|-|ALT1|USB1_OTG_PWR|-|ALT5|SDMA2_EXT_EVENT1|-|J1.203153
|DGND
|DGND
|
|-
|} ==SODIMM J1 EVEN pins declaration ==.155 {| class="wikitable" LVDS1_CLK_N! latexfontsize="scriptsize" | Pin ! latexfontsize="scriptsize" | Pin Name! latexfontsize="scriptsize" | Internal Connections ! latexfontsize="scriptsize" | Ball/pin # ! latexfontsize="scriptsize" | Voltage domain ! latexfontsize="scriptsize" | Type ! latexfontsize="scriptsize" | Notes! colspan="2" latexfontsize="scriptsize" | Alternative Functions|-|J1BRIDGE.2|DGNDB_CLKN|DGNDA6
| -
|<nowiki>-</nowiki>|GD
|
|
|
|-
|J1.4157|3LVDS1_CLK_P|BRIDGE.3VIN B_CLKP|INPUT VOLTAGEB6
| -
|3.3VIN|SD
|
|
|
|-
|J1.6159|3LVDS1_TX0_N|BRIDGE.3VIN B_Y0N|INPUT VOLTAGEA3
| -
|3.3VIN|SD
|
|
|
|-
|J1.8161|3LVDS1_TX0_P|BRIDGE.3VIN B_Y0P|INPUT VOLTAGEB3
| -
|3.3VIN|SD
|
|
|
|-
|J1.10163|3LVDS1_TX1_N|BRIDGE.3VIN B_Y1N|INPUT VOLTAGEA4
| -
|3.3VIN|SD
|
|
|
|-
|J1.12165|DGNDLVDS1_TX1_P|DGNDBRIDGE.B_Y1P|B4
| -
|<nowiki>-</nowiki>|GD
|
|
|
|-
|J1.14167|PMIC_LICELL LVDS1_TX2_N|PMICBRIDGE.LICELLB_Y2N|30A5
| -
|SD
|
|
|
|-
|J1.16169|CPU_ONOFFLVDS1_TX2_P|CPUBRIDGE.ONOFFB_Y2P|W21B5|NVCC_SNVS-|ID|internal pull-up 100k to NVCC_SNVS
|
|
|-
|J1.18171|BOARD_PGOODLVDS1_TX3_N|BRIDGE.B_Y3N|A7
| -
| -|NVCC_3V3|OD
|
|
|
|-
|J1.20173|BOOT_MODE_SELLVDS1_TX3_P|BOOT MODE SELECTIONBRIDGE.B_Y3P|B7
| -
|NVCC_3V3|I|internal pull-up to NVCC_3V3D
|
|
|-
|J1.22
|CPU_PORn
|CPU.POR_B
PMIC.RESETMCU
|W20
3
|NVCC_SNVS
|I/O
|internal pull-up 100k to NVCC_SNVS
|
|
|-
|J1.24175|EXT_RESETDGND |MASTER RESETDGND
| -
| -
|IG|internal pull-up to NVCC_SNVS
|
|
|-
| rowspan="42" |J1.26177| rowspan="42" |SAI3_RXCSD2_CD_B| rowspan="42" |CPU.SAI3_RXCSD2_CD_B| rowspan="42" |F4AA26| rowspan="42" |NVCC_3V3| rowspan="42" |I/O| rowspan="42" |
|ALT0
|SAI3_RX_BCLK|-|ALT1|GPT1_CAPTURE2|-|ALT2|SAI5_RX_BCLKUSDHC2_CD_B
|-
|ALT5
|GPIO4_IO29GPIO2_IO12
|-
| rowspan="43" |J1.28179| rowspan="43" |GPIO1_IO02ECSPI1_SS0| rowspan="43" |CPU.GPIO1_IO02ECSPI1_SS0| rowspan="43" |R4B6| rowspan="43" |NVCC_3V3| rowspan="43" |I/O| rowspan="43" |Internally used for SW reset, do not connect
|ALT0
|GPIO1_IO02ECSPI1_SS0
|-
|ALT1
|WDOG1_WDOG_BUART3_RTS_B(Configure register IOMUXC_UART3_RTS_B_SELECT_INPUT for mode ALT1)
|-
|ALT5
|WDOG1_WDOG_ANYGPIO5_IO09|-| rowspan="3" |J1.181| rowspan="3" |ECSPI1_SCLK| rowspan="3" |CPU.ECSPI1_SCLK| rowspan="3" |D6| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|ECSPI1_SCLK
|-
|ALT7ALT1|SJC_DE_BUART3_RX
|-
|J1.30|DGND|DGND| -|<nowiki>-</nowiki>|G||ALT5|GPIO5_IO06
|-
| rowspan="43" |J1.32183| rowspan="43" |SAI3_RXDECSPI1_MISO| rowspan="43" |CPU.SAI3_RXDECSPI1_MISO| rowspan="43" |F3A7| rowspan="43" |NVCC_3V3| rowspan="43" |I/O| rowspan="43" |
|ALT0
|SAI3_RX_DATA0ECSPI1_MISO
|-
|ALT1
|GPT1_COMPARE1|-|ALT2|SAI5_RX_DATA0UART3_CTS_B
|-
|ALT5
|GPIO4_IO30GPIO5_IO08
|-
| rowspan="3" |J1.34185| rowspan="3" |SAI2_MCLKGPIO1_IO03| rowspan="3" |CPU.SAI2_MCLKGPIO1_IO03| rowspan="3" |H5AF13
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |Internally used for PMIC interrupt, do not connect Pulled-up to NVCC_3V3
|ALT0
|SAI2_MCLKGPIO1_IO03
|-
|ALT1
|SAI5_MCLKUSDHC1_VSELECT
|-
|ALT5
|GPIO4_IO27SDMA1_EXT_EVENT0
|-
| rowspan="43" |J1.36187| rowspan="43" |SAI3_RXFSUART2_TXD| rowspan="43" |CPU.SAI3_RXFSUART2_TXD| rowspan="43" |G4E15| rowspan="43" |NVCC_3V3| rowspan="43" |I/O| rowspan="43" |used as default Linux console
|ALT0
|SAI3_RX_SYNCUART2_TX
|-
|ALT1
|GPT1_CAPTURE1|-|ALT2|SAI5_RX_SYNCECSPI3_SS0
|-
|ALT5
|GPIO4_IO28GPIO5_IO25
|-
| rowspan="43" |J1.38189| rowspan="43" |I2C3_SCLUART2_RXD| rowspan="43" |CPU.I2C3_SCLUART2_RXD| rowspan="43" |G8F15| rowspan="43" |NVCC_3V3| rowspan="43" |I/O| rowspan="43" |used as default Linux console
|ALT0
|I2C3_SCLUART2_RXD
|-
|ALT1
|PWM4_OUTECSPI3_MISO
|-
|ALT2ALT5|GPT2_CLKGPIO5_IO24|-| rowspan="3" |J1.191| rowspan="3" |UART4_TXD| rowspan="3" |CPU.UART4_TXD| rowspan="3" |F18| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|UART4_TX|-|ALT1|UART2_RTS_B(Configure register IOMUXC_UART2_RTS_B_SELECT_INPUT for mode ALT1)
|-
|ALT5
|GPIO5_IO18GPIO5_IO29
|-
| rowspan="4" |J1.40193| rowspan="4" |SAI3_TXFSUART4_RXD| rowspan="4" |CPU.SAI3_TXFSUART4_RXD| rowspan="4" |G3F19
| rowspan="4" |NVCC_3V3
| rowspan="4" |I/O
| rowspan="4" |
|ALT0
|SAI3_TX_SYNCUART4_RX
|-
|ALT1
|GPT1_CLKUART2_CTS_B
|-
|ALT2
|SAI5_RX_DATA1PCIE1_CLKREQ_B(Configure register IOMUXC_PCIE1_CLKREQ_B_SELECT_INPUT for mode ALT2)
|-
|ALT5
|GPIO4_IO31GPIO5_IO28
|-
| rowspan="3" |J1.42195| rowspan="3" |SPDIF_RXECSPI1_MOSI| rowspan="3" |CPU.SPDIF_RXECSPI1_MOSI| rowspan="3" |G6B7
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |
|ALT0
|SPDIF1_INECSPI1_MOSI
|-
|ALT1
|PWM2_OUTUART3_TX
|-
|ALT5
|GPIO5_IO04GPIO5_IO07
|-
| rowspan="35" |J1.44197| rowspan="35" |SPDIF_TXGPIO1_IO14| rowspan="35" |CPU.SPDIF_TXGPIO1_IO14| rowspan="35" |F6AC9| rowspan="35" |NVCC_3V3| rowspan="35" |I/O| rowspan="35" |
|ALT0
|SPDIF1_OUTGPIO1_IO14
|-
|ALT1
|USB2_OTG_PWR
|-
|ALT4
|USDHC3_CD_B
(Configure register IOMUXC_USDHC3_CD_B_SELECT_INPUT for mode ALT4)
|-
|ALT5
|PWM3_OUT
|-
|ALT5ALT6|GPIO5_IO03CCM_CLKO1
|-
| rowspan="43" |J1.46199| rowspan="43" |SAI3_MCLKGPIO1_IO04| rowspan="43" |CPU.SAI3_MCLKGPIO1_IO04| rowspan="43" |D3AG12| rowspan="43" |NVCC_3V3| rowspan="43" |I/O| rowspan="43" |
|ALT0
|SAI3_MCLKGPIO1_IO04
|-
|ALT1
|PWM4_OUT|-|ALT2|SAI5_MCLKUSDHC2_VSELECT
|-
|ALT5
|GPIO5_IO02SDMA1_EXT_EVENT1
|-
| rowspan="43" |J1.48201| rowspan="43" |I2C3_SDAGPIO1_IO12| rowspan="43" |CPU.I2C3_SDAGPIO1_IO12| rowspan="43" |E9AB10| rowspan="43" |NVCC_3V3| rowspan="43" |I/O| rowspan="43" |
|ALT0
|I2C3_SDAGPIO1_IO12
|-
|ALT1
|PWM3_OUT|-|ALT2|GPT3_CLKUSB1_OTG_PWR
|-
|ALT5
|GPIO5_IO19SDMA2_EXT_EVENT1
|-
| rowspan="4" |J1.50203| rowspan="4" |SAI3_TXCDGND | rowspan="4" |CPU.SAI3_TXCDGND| rowspan="4" |C4-| rowspan="4" |NVCC_3V3-| rowspan="4" |I/OG| rowspan="4" ||ALT0|SAI3_TX_BCLK
|-
|ALT1} ==SODIMM J1 EVEN pins declaration == {| class="wikitable" ! latexfontsize="scriptsize" | Pin ! latexfontsize="scriptsize" | Pin Name! latexfontsize="scriptsize" | Internal Connections ! latexfontsize="scriptsize" | Ball/pin # ! latexfontsize="scriptsize" | Voltage domain ! latexfontsize="scriptsize" | Type ! latexfontsize="scriptsize" | Notes! colspan="2" latexfontsize="scriptsize" |GPT1_COMPARE2Alternative Functions
|-
|ALT2J1.2|DGND|DGND| -|<nowiki>-</nowiki>|G|||SAI5_RX_DATA2
|-
|ALT5|GPIO5_IO00|-| rowspan="4" |J1.52| rowspan="4" |SAI3_TXD| rowspan="4" |CPU.SAI3_TXD| rowspan="4" |C3| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|SAI3_TX_DATA0|-|ALT1|GPT1_COMPARE3|-|ALT2|SAI5_RX_DATA3|-|ALT5|GPIO5_IO01|-| rowspan="2" |J1.54| rowspan="2" |GPIO1_IO10| rowspan="2" |CPU3.GPIO1_IO103VIN | rowspan="2" |M7| rowspan="2" |NVCC_3V3| rowspan="2" |I/O| rowspan="2" |Internally used for ETH PHY interrupt, do not connect|ALT0|GPIO1_IO10INPUT VOLTAGE|-|ALT1|USB1_OTG_ID|-|J13.56|DGND|DGND| -|<nowiki>-</nowiki>3VIN|GS
|
|
|
|-
| rowspan="4" |J1.586| rowspan="4" |SAI5_MCLK3.3VIN | rowspan="4" |CPU.SAI5_MCLKINPUT VOLTAGE| rowspan="4" |K4-| rowspan="4" |NVCC_3V33.3VIN| rowspan="4" |I/OS| rowspan="4" ||ALT0|SAI5_MCLK
|-
|ALT1J1.8|3.3VIN |INPUT VOLTAGE| -|3.3VIN|S|||SAI1_TX_BCLK
|-
|ALT2J1.10|3.3VIN |INPUT VOLTAGE| -|3.3VIN|S|||SAI4_MCLK
|-
|ALT5J1.12|DGND|DGND| -|<nowiki>-</nowiki>|G|||GPIO3_IO25
|-
| rowspan="4" |J1.6014| rowspan="4" |GPIO1_IO15PMIC_LICELL | rowspan="4" |CPUPMIC.GPIO1_IO15LICELL| rowspan="4" |J646| rowspan="4" |NVCC_3V3-| rowspan="4" |I/OS| rowspan="4" ||ALT0|GPIO1_IO15
|-
|ALT1J1.16|CPU_ONOFF|CPU.ONOFF|A25|NVCC_SNVS_1V8|I|internal pull-up 100k to NVCC_SNVS_1V8||USB2_OTG_OC
|-
|ALT5J1.18|PWM4_OUTBOARD_PGOOD|-|ALT6-|NVCC_3V3|O|||CCM_CLKO2
|-
| rowspan="3" |J1.6220| rowspan="3" |SAI5_RXFSBOOT_MODE_SEL| rowspan="3" |CPU.SAI5_RXFSBOOT MODE SELECTION| rowspan="3" |N4-| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" |internal pull-up to NVCC_3V3|ALT0|SAI5_RX_SYNC
|-
|ALT1J1.22|CPU_PORn|CPU.POR_BPMIC.RESET_MCU|B2421|NVCC_SNVS_1V8|I/O|internal pull-up 100k to NVCC_SNVS_1V8||SAI1_TX_DATA0
|-
|ALT5J1.24|PMIC_PWRON|PMIC.PWRON| 22| '''(*)''' 3.3VIN|I|internal pull-up 100k to VIN'''(*)''' default as ''Embedded'' power mode||GPIO3_IO19
|-
| rowspan="35" |J1.6426| rowspan="35" |SAI5_RXCSAI3_RXC| rowspan="35" |CPU.SAI5_RXCSAI3_RXC| rowspan="35" |L5AG7| rowspan="35" |NVCC_3V3| rowspan="35" |I/O| rowspan="35" |
|ALT0
|SAI3_RX_BCLK
|-
|ALT1
|GPT1_CLK
|-
|ALT2
|SAI5_RX_BCLK
(Configure register IOMUXC_SAI5_RX_BCLK_SELECT_INPUT for mode ALT2)
|-
|ALT1ALT4|SAI1_TX_DATA1UART2_CTS_B
|-
|ALT5
|GPIO3_IO20GPIO4_IO29
|-
| rowspan="34" |J1.6628| rowspan="34" |SAI2_TXCGPIO1_IO02| rowspan="34" |CPU.SAI2_TXCGPIO1_IO02| rowspan="34" |J5AG13| rowspan="34" |NVCC_3V3| rowspan="34" |I/O| rowspan="34" |Internally used for PMIC WDI, do not connect
|ALT0
|SAI2_TX_BCLKGPIO1_IO02
|-
|ALT1
|SAI5_TX_DATA2WDOG1_WDOG_B
|-
|ALT5
|GPIO4_IO25WDOG1_WDOG_ANY|-|ALT7|SJC_DE_B|-|J1.30|DGND|DGND| -|<nowiki>-</nowiki>|G|||
|-
| rowspan="35" |J1.6832| rowspan="35" |SAI2_TXD0SAI3_RXD| rowspan="35" |CPU.SAI2_TXD0SAI3_RXD| rowspan="35" |G5AF7| rowspan="35" |NVCC_3V3| rowspan="35" |I/O| rowspan="35" |
|ALT0
|SAI2_TX_DATA0SAI3_RX_DATA0
|-
|ALT1
|SAI5_TX_DATA3GPT1_COMPARE1|-|ALT2|SAI5_RX_DATA0(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_0 for mode ALT2)|-|ALT4|UART2_RTS_B(Configure register IOMUXC_UART2_RTS_B_SELECT_INPUT for mode ALT4)
|-
|ALT5
|GPIO4_IO26GPIO4_IO30
|-
| rowspan="3" |J1.7034| rowspan="3" |SAI2_TXFSSAI2_MCLK| rowspan="3" |CPU.SAI2_TXFSSAI2_MCLK| rowspan="3" |H4| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|SAI2_TX_SYNC|-|ALT1|SAI5_TX_DATA1|-|ALT5|GPIO4_IO24|-| rowspan="3" |J1.72| rowspan="3" |SAI2_RXD0| rowspan="3" |CPU.SAI2_RXD0| rowspan="3" |H6AD19
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |
|ALT0
|SAI2_RX_DATA0SAI2_MCLK
|-
|ALT1
|SAI5_TX_DATA0SAI5_MCLK(Configure register IOMUXC_SAI5_MCLK_SELECT_INPUT for mode ALT1)
|-
|ALT5
|GPIO4_IO23|-| rowspan="3" |J1.74| rowspan="3" |SAI5_RXD0| rowspan="3" |CPU.SAI5_RXD0| rowspan="3" |M5| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|SAI5_RX_DATA0 |-|ALT1|SAI1_TX_DATA2GPIO4_IO27
|-
|ALT5|GPIO3_IO21|-| rowspan="5" |J1.7636| rowspan="5" |SAI5_RXD1SAI3_RXFS| rowspan="5" |CPU.SAI5_RXD1SAI3_RXFS| rowspan="5" |L4AG8
| rowspan="5" |NVCC_3V3
| rowspan="5" |I/O
| rowspan="5" |
|ALT0
|SAI5_RX_DATA1SAI3_RX_SYNC
|-
|ALT1
|SAI1_TX_DATA3GPT1_CAPTURE1
|-
|ALT2
|SAI1_TX_SYNCSAI5_RX_SYNC(Configure register IOMUXC_SAI5_RX_SYNC_SELECT_INPUT for mode ALT2)
|-
|ALT3
|SAI5_TX_SYNCSAI3_RX_DATA1
|-
|ALT5
|GPIO3_IO212GPIO4_IO28
|-
| rowspan="54" |J1.7838| rowspan="54" |SAI5_RXD2I2C3_SCL| rowspan="54" |CPU.SAI5_RXD2I2C3_SCL| rowspan="54" |M4E10| rowspan="54" |NVCC_3V3| rowspan="54" |I/O| rowspan="54" |
|ALT0
|SAI5_RX_DATA2I2C3_SCL
|-
|ALT1
|SAI1_TX_DATA4PWM4_OUT
|-
|ALT2
|SAI1_TX_SYNC|-|ALT3|SAI5_TX_BCLKGPT2_CLK
|-
|ALT5
|GPIO3_IO23GPIO5_IO18
|-
| rowspan="56" |J1.8040| rowspan="56" |SAI5_RXD3SAI3_TXFS| rowspan="56" |CPU.SAI5_RXD3SAI3_TXFS| rowspan="56" |K5AC6| rowspan="56" |NVCC_3V3| rowspan="56" |I/O| rowspan="56" |
|ALT0
|SAI5_RX_DATA3SAI3_TX_SYNC
|-
|ALT1
|SAI1_TX_DATA5GPT1_CAPTURE2
|-
|ALT2
|SAI1_TX_SYNCSAI5_RX_DATA1(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_1 for mode ALT2)
|-
|ALT3
|SAI5_TX_DATA0SAI3_TX_DATA1|-|ALT4|UART2_RX
|-
|ALT5
|GPIO3_IO24GPIO4_IO31
|-
| rowspan="3" |J1.8242|DGNDrowspan="3" |SPDIF_RX| rowspan="3" |CPU.SPDIF_RX|DGNDrowspan="3" |AG9| -rowspan="3" |NVCC_3V3|<nowiki>-<rowspan="3" |I/nowiki>O|Growspan="3" ||ALT0|SPDIF1_IN
|-
|J1.84|CLK2_N|CPU.CLK2_N|T22|VDDA_1V8|D|Internally used for PCIe CLK, do not connect|ALT1|PWM2_OUT
|-
|J1.86|CLK2_P|CPU.CLK2_P|U22|VDDA_1V8|D|Internally used for PCIe CLK, do not connect|ALT5|GPIO5_IO04
|-
| rowspan="3" |J1.8844|PCIE1_REF_CLKNrowspan="3" |SPDIF_TX| rowspan="3" |CPU.PCIE1_REF_PAD_CLK_NSPDIF_TX|K24rowspan="3" |AF9|VDD_PHY_3V3rowspan="3" |NVCC_3V3|Drowspan="3" |I/O| rowspan="3" ||ALT0|SPDIF1_OUT
|-
|J1.90|PCIE1_REF_CLKP|CPU.PCIE1_REF_PAD_CLK_P|K25|VDD_PHY_3V3|D||ALT1|PWM3_OUT
|-
|J1.92|PCIE1_RXN|CPU.PCIE1_RXN_N|H24|VDD_PHY_3V3|D||ALT5|GPIO5_IO03
|-
| rowspan="4" |J1.9446|PCIE1_RXProwspan="4" |SAI3_MCLK| rowspan="4" |CPU.PCIE1_RXN_PSAI3_MCLK|H25rowspan="4" |AD6|VDD_PHY_3V3rowspan="4" |NVCC_3V3|Drowspan="4" |I/O| rowspan="4" ||ALT0|SAI3_MCLK
|-
|J1.96|PCIE1_TXN|CPU.PCIE1_TXN_N|J24|VDD_PHY_3V3|D||ALT1|PWM4_OUT
|-
|J1.98ALT2|PCIE1_TXPSAI5_MCLK|CPU.PCIE1_TXN_P|J25|VDD_PHY_3V3|D|||(Configure register IOMUXC_SAI5_MCLK_SELECT_INPUT for mode ALT2)
|-
|J1.100|DGND|DGND| -|<nowiki>-</nowiki>|G||ALT5|GPIO5_IO02
|-
| rowspan="4" |J1.10248|CSI1_CLK_Nrowspan="4" |I2C3_SDA| rowspan="4" |CPU.MIPI_CSI1_CLK_NI2C3_SDA| rowspan="4" |F10|A22rowspan="4" |NVCC_3V3| -rowspan="4" |I/O| rowspan="4" ||ALT0|DI2C3_SDA|-|ALT1|PWM3_OUT
|-
|J1.104|CSI1_CLK_P|CPU.MIPI_CSI1_CLK_P|B22| -|D||ALT2|GPT3_CLK
|-
|J1.106|CSI1_D0_N|CPU.MIPI_CSI1_D0_N|A23| -|D||ALT5|GPIO5_IO19
|-
| rowspan="5" |J1.10850|CSI1_D0_Prowspan="5" |SAI3_TXC| rowspan="5" |CPU.MIPI_CSI1_D0_PSAI3_TXC|B23rowspan="5" |AG6| -rowspan="5" |NVCC_3V3|Drowspan="5" |I/O| rowspan="5" ||ALT0|SAI3_TX_BCLK
|-
|J1.110|CSI1_D1_N|CPU.MIPI_CSI1_D1_N|C22| -|D||ALT1|GPT1_COMPARE2
|-
|J1.112ALT2|CSI1_D1_PSAI5_RX_DATA2|CPU.MIPI_CSI1_D1_P|D22| -|D|||(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_2 for mode ALT2)
|-
|J1.114|CSI1_D2_N|CPU.MIPI_CSI1_D2_N|B24| -|D||ALT4|UART2_TX
|-
|ALT5|GPIO5_IO00|-| rowspan="4" |J1.11652|CSI1_D2_Prowspan="4" |SAI3_TXD| rowspan="4" |CPU.MIPI_CSI1_D2_PSAI3_TXD|C23rowspan="4" |AF6| -rowspan="4" |NVCC_3V3|Drowspan="4" |I/O| rowspan="4" ||ALT0|SAI3_TX_DATA0
|-
|J1.118|CSI1_D3_N|CPU.MIPI_CSI1_D3_N|C21| -|D||ALT1|GPT1_COMPARE3
|-
|J1.120ALT2|CSI1_D3_PSAI5_RX_DATA3|CPU.MIPI_CSI1_D3_P|D21| -|D|||(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_3 for mode ALT2)
|-
|ALT5|GPIO5_IO01|-| rowspan="5" |J1.12254| rowspan="5" |SAI1_MCLK| rowspan="5" |CPU.SAI1_MCLK| rowspan="5" |AB18| rowspan="5" |NVCC_3V3| rowspan="5" |I/O| rowspan="5" ||ALT0|SAI1_MCLK|-|ALT1|SAI5_MCLK(Configure register IOMUXC_SAI5_MCLK_SELECT_INPUT for mode ALT1)|-|ALT2|SAI1_TX_BCLK(Configure register IOMUXC_SAI1_TX_BCLK_SELECT_INPUT for mode ALT2)|-|ALT3|PDM_CLK|-|ALT5|GPIO4_IO20|-|J1.56|DGND|DGND
| -
|<nowiki>-</nowiki>
|
|-
|J1.124(NAND on board)|NAND_DQS|CPU.NAND_DQS|M20|NVCC_3V3|I/O|Internally used for NAND, do not connect|||-| rowspan="3" |J1.124(eMMC on board)58| rowspan="3" |NAND_DQSSAI5_MCLK| rowspan="3" |CPU.NAND_DQSSAI5_MCLK| rowspan="3" |M20AD15
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |
|ALT0
|RAWNAND_DQSSAI5_MCLK(Configure register IOMUXC_SAI5_MCLK_SELECT_INPUT for mode ALT0)
|-
|ALT1
|QSPI_A_DQSSAI1_TX_BCLK(Configure register IOMUXC_SAI1_TX_BCLK_SELECT_INPUT for mode ALT1)
|-
|ALT5
|GPIO3_IO14GPIO3_IO25|-| rowspan="2" |J1.60| rowspan="2" |GPIO1_IO10| rowspan="2" |CPU.GPIO1_IO10| rowspan="2" |AD10| rowspan="2" |NVCC_3V3| rowspan="2" |I/O| rowspan="2" |Internally used for ETH PHY interrupt, do not connect|ALT0|GPIO1_IO10
|-
|J1.126(NAND on board)|NAND_ALE|CPU.NAND_ALE|G19|NVCC_3V3|I/O|Internally used for NAND, do not connect|ALT1|USB1_OTG_ID
|-
| rowspan="3" |J1.126(eMMC on board)62| rowspan="3" |NAND_ALESAI5_RXFS| rowspan="3" |CPU.NAND_ALESAI5_RXFS| rowspan="3" |G19AB15
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |
|ALT0
|RAWNAND_ALESAI5_RX_SYNC(Configure register IOMUXC_SAI5_RX_SYNC_SELECT_INPUT for mode ALT0)
|-
|ALT1
|QSPI_A_SCLKSAI1_TX_DATA0
|-
|ALT5
|GPIO3_IO00GPIO3_IO19
|-
| rowspan="24" |J1.128(NAND on board)64| rowspan="24" |SD1_CLKSAI5_RXC| rowspan="24" |CPU.SD1_CLKSAI5_RXC| rowspan="24" |L25AC15| rowspan="24" |NVCC_3V3(NVCC_1V8 on request)| rowspan="24" |I/O| rowspan="24" |
|ALT0
|USDHC1_CLKSAI5_RX_BCLK(Configure register IOMUXC_SAI5_RX_BCLK_SELECT_INPUT for mode ALT0)|-|ALT1|SAI1_TX_DATA1|-|ALT4|PDM_CLK
|-
|ALT5
|GPIO2_IO00GPIO3_IO20
|-
| rowspan="3" |J1.128(eMMC on board)66| rowspan="3" |NAND_CE0_BSAI2_TXC| rowspan="3" |CPU.NAND_CE0_BSAI2_TXC| rowspan="3" |H19AD22
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |
|ALT0
|RAWNAND_CE0_BSAI2_TX_BCLK
|-
|ALT1
|QSPI_A_SS0_BSAI5_TX_DATA2
|-
|ALT5
|GPIO3_IO01GPIO4_IO25
|-
| rowspan="2" |J1.130(NAND on board)| rowspan="2" |SD1_CMD| rowspan="2" |CPU.SD1_CMD| rowspan="2" |L24| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" ||ALT0|USDHC1_CMD|-|ALT5|GPIO2_IO01|-| rowspan="3" |J1.130(eMMC on board)68| rowspan="3" |NAND_CE1_BSAI2_TXD0| rowspan="3" |CPU.NAND_CE1_BSAI2_TXD0| rowspan="3" |G21AC22
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |
|ALT0
|RAWNAND_CE1_BSAI2_TX_DATA0
|-
|ALT1
|QSPI_A_SS1_BSAI5_TX_DATA3
|-
|ALT5
|GPIO3_IO02GPIO4_IO26
|-
| rowspan="25" |J1.132(NAND on board)70| rowspan="25" |SD1_RST_BSAI2_TXFS| rowspan="25" |CPU.SD1_RST_BSAI2_TXFS| rowspan="25" |R24AD23| rowspan="25" |NVCC_3V3(NVCC_1V8 on request)| rowspan="25" |I/O| rowspan="25" |
|ALT0
|USDHC1_RESET_BSAI2_TX_SYNC|-|ALT1|SAI5_TX_DATA1|-|ALT3|SAI2_TX_DATA1|-|ALT4|UART1_CTS_B|-|ALT5|GPIO4_IO24|-| rowspan="4" |J1.72| rowspan="4" |SAI2_RXD0| rowspan="4" |CPU.SAI2_RXD0| rowspan="4" |AC24| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|SAI2_RX_DATA0|-|ALT1|SAI5_TX_DATA0|-|ALT4|UART1_RTS_B(Configure register IOMUXC_UART1_RTS_B_SELECT_INPUT for mode ALT4)
|-
|ALT5
|GPIO2_IO10GPIO4_IO23
|-
| rowspan="3" |J1.132(eMMC on board)74| rowspan="3" |NAND_CE2_BI2C4_SDA| rowspan="3" |CPU.NAND_CE2_BI2C4_SDA| rowspan="3" |F21E13
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |
|ALT0
|RAWNAND_CE2_BI2C4_SDA
|-
|ALT1
|QSPI_B_SS0_BPWM1_OUT
|-
|ALT5
|GPIO3_IO03GPIO5_IO21
|-
| rowspan="24" |J1.134(NAND on board)76| rowspan="24" |SD1_STROBEI2C4_SCL| rowspan="24" |CPU.SD1_STROBEI2C4_SCL| rowspan="24" |T24D13| rowspan="24" |NVCC_3V3(NVCC_1V8 on request)| rowspan="24" |I/O| rowspan="24" |
|ALT0
|USDHC1_STROBEI2C4_SCL|-|ALT1|PWM2_OUT|-|ALT2|PCIE1_CLKREQ_B(Configure register IOMUXC_PCIE1_CLKREQ_B_SELECT_INPUT for mode ALT2)
|-
|ALT5
|GPIO2_IO11GPIO5_IO20
|-
| rowspan="36" |J1.134(eMMC on board)78| rowspan="36" |NAND_CE3_BSAI5_RXD2| rowspan="36" |CPU.NAND_CE3_BSAI5_RXD2| rowspan="36" |H20AD13| rowspan="36" |NVCC_3V3| rowspan="36" |I/O| rowspan="36" |
|ALT0
|RAWNAND_CE3_BSAI5_RX_DATA2(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_2 for mode ALT0)
|-
|ALT1
|QSPI_B_SS1_BSAI1_TX_DATA4|-|ALT2|SAI1_TX_SYNC(Configure register IOMUXC_SAI1_TX_SYNC_SELECT_INPUT for mode ALT2)|-|ALT3|SAI5_TX_BCLK(Configure register IOMUXC_SAI5_TX_BCLK_SELECT_INPUT for mode ALT3)|-|ALT4|PDM_BIT_STREAM2(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_2 for mode ALT4)
|-
|ALT5
|GPIO3_IO034GPIO3_IO23
|-
|J1.136(NAND on board)|NAND_CLE|CPU.NAND_CLE|H21|NVCC_3V3|I/O|Internally used for NAND, do not connect|||-| rowspan="36" |J1.136(eMMC on board)80| rowspan="36" |NAND_CLESAI5_RXD3| rowspan="36" |CPU.NAND_CLESAI5_RXD3| rowspan="36" |H21AC13| rowspan="36" |NVCC_3V3| rowspan="36" |I/O| rowspan="36" |
|ALT0
|RAWNAND_CLESAI5_RX_DATA3(Configure register IOMUXC_SAI5_RX_DATA_SELECT_INPUT_3 for mode ALT0)
|-
|ALT1
|QSPI_B_SCLKSAI1_TX_DATA5|-|ALT2|SAI1_TX_SYNC(Configure register IOMUXC_SAI1_TX_SYNC_SELECT_INPUT for mode ALT2)|-|ALT3|SAI5_TX_DATA0|-|ALT4|PDM_BIT_STREAM3(Configure register IOMUXC_PDM_BIT_STREAM_SELECT_INPUT_3 for mode ALT4)
|-
|ALT5
|GPIO3_IO05GPIO3_IO24
|-
| rowspan="2" |J1.138(NAND on board)| rowspan="2" |SD1_DATA082| rowspan="2" |CPU.SD1_DATA0DGND| rowspan="2" |M25DGND| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)-| rowspan="2" |I<nowiki>-</Onowiki>| rowspan="2" G||ALT0|USDHC1_DATA0
|-
|ALT5J1.84|PCIE1_REF_CLKN|CPU.PCIE_REF_CLK_N|A21|VDDA_1V8|D|||GPIO2_IO02
|-
| rowspan="3" J1.86|PCIE1_REF_CLKP|J1CPU.138PCIE_REF_CLK_P|B21|VDDA_1V8|D(eMMC on board)|| rowspan="3" |NAND_DATA00| rowspan="3" -|CPUJ1.NAND_DATA0088| rowspan="3" CLKIN1|G20CPU.CLKIN1| rowspan="3" H27|NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|RAWNAND_DATA00
|-
|ALT1J1.90|CLKIN2|CPU.CLKIN2|J27|NVCC_3V3|I|||QSPI_A_DATA0
|-
|ALT5J1.92|PCIE1_RXN|CPU.PCIE_RXN_N|A19|VDDA_1V8|D|||GPIO3_IO06
|-
| rowspan="2" |J1.140(NAND on board)94| rowspan="2" |SD1_DATA1PCIE1_RXP| rowspan="2" |CPU.SD1_DATA1PCIE_RXN_P| rowspan="2" |M24B19| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)VDDA_1V8| rowspan="2" |I/OD| rowspan="2" ||ALT0|USDHC1_DATA1
|-
|ALT5J1.96|PCIE1_TXN|CPU.PCIE_TXN_N|A20|VDDA_1V8|D|||GPIO2_IO0
|-
| rowspan="3" |J1.140(eMMC on board)98| rowspan="3" |NAND_DATA01PCIE1_TXP| rowspan="3" |CPU.NAND_DATA01PCIE_TXN_P| rowspan="3" |J20B20| rowspan="3" |NVCC_3V3VDDA_1V8| rowspan="3" |I/OD| rowspan="3" ||ALT0|RAWNAND_DATA01
|-
|ALT1J1.100|DGND|DGND| -|<nowiki>-</nowiki>|G|||QSPI_A_DATA1
|-
|ALT5J1.102|CSI_P1_CKN|CPU.MIPI_CSI_CLK_N|A16| -|D|||GPIO3_IO07
|-
| rowspan="2" |J1.142(NAND on board)104| rowspan="2" |SD1_DATA2CSI_P1_CKP| rowspan="2" |CPU.SD1_DATA2MIPI_CSI_CLK_P| rowspan="2" |N25B16| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)-| rowspan="2" |I/OD| rowspan="2" ||ALT0|USDHC1_DATA2
|-
|ALT5J1.106|CSI_P1_DN0|CPU.MIPI_CSI_D0_N|A14| -|D|||GPIO2_IO04
|-
| rowspan="3" |J1.142(eMMC on board)108| rowspan="3" |NAND_DATA02CSI_P1_DP0| rowspan="3" |CPU.NAND_DATA02MIPI_CSI_D0_P| rowspan="3" |H22B14| rowspan="3" |NVCC_3V3-| rowspan="3" |I/OD| rowspan="3" ||ALT0|RAWNAND_DATA02
|-
|ALT1J1.110|CSI_P1_DN1|CPU.MIPI_CSI_D1_N|A15| -|D|||QSPI_A_DATA2
|-
|ALT5J1.112|CSI_P1_DP1|CPU.MIPI_CSI_D1_P|B15| -|D|||GPIO3_IO08
|-
| rowspan="2" |J1.144(NAND on board)114| rowspan="2" |SD1_DATA3CSI_P1_DN2| rowspan="2" |CPU.SD1_DATA3| rowspan="2" |P25| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" ||ALT0|USDHC1_DATA3|-|ALT5|GPIO2_IO05|-| rowspan="3" |J1.144(eMMC on board)| rowspan="3" |NAND_DATA03| rowspan="3" |CPU.NAND_DATA03| rowspan="3" |J21| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|RAWNAND_DATA03|-|ALT1|QSPI_A_DATA3|-|ALT5|GPIO3_IO09|-|J1.146|DGNDMIPI_CSI_D2_N|DGNDA17
| -
|<nowiki>-</nowiki>|GD
|
|
|
|-
| rowspan="2" |J1.148(NAND on board)116| rowspan="2" |SD1_DATA4CSI_P1_DP2| rowspan="2" |CPU.SD1_DATA4MIPI_CSI_D2_P| rowspan="2" |N24B17| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)-| rowspan="2" |I/OD| rowspan="2" ||ALT0|USDHC1_DATA4
|-
|ALT5J1.118|CSI_P1_DN3|CPU.MIPI_CSI_D3_N|A18| -|D|||GPIO2_IO06
|-
| rowspan="3" |J1.148(eMMC on board)120| rowspan="3" |NAND_DATA04CSI_P1_DP3| rowspan="3" |CPU.NAND_DATA04MIPI_CSI_D3_P| rowspan="3" |L20B18| rowspan="3" |NVCC_3V3-| rowspan="3" |I/OD| rowspan="3" ||ALT0|RAWNAND_DATA04
|-
|ALT1J1.122|DGND|DGND| -|<nowiki>-</nowiki>|G|||QSPI_B_DATA0
|-
|ALT5|GPIO3_IO10|-| rowspan="2" |J1.150124
(NAND on board)
| rowspan="2" |SD1_DATA5NAND_DQS| rowspan="2" |CPU.SD1_DATA5NAND_DQS| rowspan="2" |P24R22| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" |Internally used for NAND, do not connect|ALT0|USDHC1_DATA5
|-
|ALT5|GPIO2_IO07|-| rowspan="3" |J1.150124
(eMMC on board)
| rowspan="3" |NAND_DATA05NAND_DQS| rowspan="3" |CPU.NAND_DATA05NAND_DQS| rowspan="3" |J22R22
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |
|ALT0
|RAWNAND_DATA05RAWNAND_DQS
|-
|ALT1
|QSPI_B_DATA1QSPI_A_DQS
|-
|ALT5
|GPIO3_IO11GPIO3_IO14
|-
| rowspan="2" |J1.152126
(NAND on board)
| rowspan="2" |SD1_DATA6NAND_ALE| rowspan="2" |CPU.SD1_DATA6NAND_ALE| rowspan="2" |R25N22| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" |Internally used for NAND, do not connect|ALT0|USDHC1_DATA6
|-
|ALT5|GPIO2_IO08|-| rowspan="3" |J1.152126
(eMMC on board)
| rowspan="3" |NAND_DATA06NAND_ALE| rowspan="3" |CPU.NAND_DATA06NAND_ALE| rowspan="3" |L19N22
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |
|ALT0
|RAWNAND_DATA06RAWNAND_ALE
|-
|ALT1
|QSPI_B_DATA2QSPI_A_SCLK
|-
|ALT5
|GPIO3_IO12GPIO3_IO00
|-
| rowspan="2" |J1.154128
(NAND on board)
| rowspan="2" |SD1_DATA7SD1_CLK| rowspan="2" |CPU.SD1_DATA7SD1_CLK| rowspan="2" |T25V26
| rowspan="2" |NVCC_3V3
(NVCC_1V8 on request)
| rowspan="2" |
|ALT0
|USDHC1_DATA7USDHC1_CLK
|-
|ALT5
|GPIO2_IO09GPIO2_IO00
|-
| rowspan="3" |J1.154128
(eMMC on board)
| rowspan="3" |NAND_DATA07NAND_CE0_B| rowspan="3" |CPU.NAND_DATA07NAND_CE0_B| rowspan="3" |M19N24
| rowspan="3" |NVCC_3V3
| rowspan="3" |I/O
| rowspan="3" |
|ALT0
|RAWNAND_DATA07RAWNAND_CE0_B
|-
|ALT1
|QSPI_B_DATA3QSPI_A_SS0_B
|-
|ALT5
|GPIO3_IO13GPIO3_IO01
|-
| rowspan="2" |J1.156130
(NAND on board)
|NAND_RE_Browspan="2" |SD1_CMD| rowspan="2" |CPU.NAND_RE_BSD1_CMD|K19rowspan="2" |V27| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O|Internally used for NAND, do not connectrowspan="2" ||ALT0|USDHC1_CMD|-|ALT5|GPIO2_IO01
|-
| rowspan="34" |J1.156130
(eMMC on board)
| rowspan="34" |NAND_RE_BNAND_CE1_B| rowspan="34" |CPU.NAND_RE_BNAND_CE1_B| rowspan="34" |K19P27| rowspan="34" |NVCC_3V3| rowspan="34" |I/O| rowspan="34" |
|ALT0
|RAWNAND_RE_BRAWNAND_CE1_B
|-
|ALT1
|QSPI_B_DQSQSPI_A_SS1_B|-|ALT2|USDHC3_STROBE
|-
|ALT5
|GPIO3_IO15GPIO3_IO02
|-
| rowspan="2" |J1.158132
(NAND on board)
|NAND_READY_B|CPU.NAND_READY_B|K20|NVCC_3V3|I/O|Internally used for NAND, do not connect|||-| rowspan="2" |J1.158(eMMC on board)| rowspan="2" |NAND_READY_BSD1_RST_B| rowspan="2" |CPU.NAND_READY_BSD1_RST_B| rowspan="2" |K20R23
| rowspan="2" |NVCC_3V3
(NVCC_1V8 on request)
| rowspan="2" |I/O
| rowspan="2" |
|ALT0
|RAWNAND_READY_BUSDHC1_RESET_B
|-
|ALT5
|GPIO3_IO16GPIO2_IO10
|-
| rowspan="4" |J1.160132(NAND eMMC on board)|NAND_WE_Browspan="4" |NAND_CE2_B| rowspan="4" |CPU.NAND_WE_BNAND_CE2_B|K22rowspan="4" |M27| rowspan="4" |NVCC_3V3| rowspan="4" |I/O|Internally used for NAND, do not connectrowspan="4" ||ALT0|RAWNAND_CE2_B|-|ALT1|QSPI_B_SS0_B|-|ALT2|USDHC3_DATA5|-|ALT5|GPIO3_IO03
|-
| rowspan="2" |J1.160134(eMMC NAND on board)| rowspan="2" |NAND_WE_BSD1_STROBE| rowspan="2" |CPU.NAND_WE_BSD1_STROBE| rowspan="2" |K22R24
| rowspan="2" |NVCC_3V3
(NVCC_1V8 on request)
| rowspan="2" |I/O
| rowspan="2" |
|ALT0
|RAWNAND_WE_BUSDHC1_STROBE
|-
|ALT5
|GPIO3_IO17GPIO2_IO11
|-
| rowspan="4" |J1.134(eMMC on board)| rowspan="4" |NAND_CE3_B| rowspan="4" |CPU.NAND_CE3_B| rowspan="4" |L27| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|RAWNAND_CE3_B|-|ALT1|QSPI_B_SS1_B|-|ALT2|USDHC3_DATA6|-|ALT5|GPIO3_IO034|-|J1.162136(NAND on board)|NAND_WP_BNAND_CLE|CPU.NAND_WP_BNAND_CLE|K21K27
|NVCC_3V3
|I/O
|
|-
| rowspan="24" |J1.162136
(eMMC on board)
| rowspan="24" |NAND_WP_BNAND_CLE| rowspan="24" |CPU.NAND_WP_BNAND_CLE| rowspan="24" |K21K27| rowspan="24" |NVCC_3V3| rowspan="24" |I/O| rowspan="24" |
|ALT0
|RAWNAND_WP_BRAWNAND_CLE|-|ALT1|QSPI_B_SCLK|-|ALT2|USDHC3_DATA7
|-
|ALT5
|GPIO3_IO18GPIO3_IO05
|-
| rowspan="2" |J1.164138(NAND on board)| rowspan="2" |SD1_DATA0|DGNDrowspan="2" |CPU.SD1_DATA0|DGNDrowspan="2" |Y27| -rowspan="2" |NVCC_3V3(NVCC_1V8 on request)|<nowiki>-<rowspan="2" |I/nowiki>O|Growspan="2" ||ALT0|USDHC1_DATA0
|-
|J1.166|CLK1_N|CPU.CLK1_N|T23||D||ALT5|GPIO2_IO02
|-
| rowspan="3" |J1.168138(eMMC on board)|CLK1_Prowspan="3" |NAND_DATA00| rowspan="3" |CPU.CLK1_PNAND_DATA00|R23rowspan="3" |P23|rowspan="3" |NVCC_3V3|Drowspan="3" |I/O| rowspan="3" ||ALT0|RAWNAND_DATA00
|-
|J1.170ALT1|USB2_RXN|CPU.USB2_RX_N|B8||DQSPI_A_DATA0|-|ALT5|GPIO3_IO06
|-
| rowspan="2" |J1.172140(NAND on board)|USB2_RXProwspan="2" |SD1_DATA1| rowspan="2" |CPU.USB2_RX_PSD1_DATA1|A8rowspan="2" |Y26|rowspan="2" |NVCC_3V3(NVCC_1V8 on request)|Drowspan="2" |I/O| rowspan="2" ||ALT0|USDHC1_DATA1
|-
|J1.174|USB2_TXN|CPU.USB2_TX_N|B9||D||ALT5|GPIO2_IO0
|-
| rowspan="3" |J1.176140(eMMC on board)|USB2_TXProwspan="3" |NAND_DATA01| rowspan="3" |CPU.USB2_TX_PNAND_DATA01|A9rowspan="3" |K24|rowspan="3" |NVCC_3V3|Drowspan="3" |I/O| rowspan="3" ||ALT0|RAWNAND_DATA01
|-
|J1.178|USB1_RXN|CPU.USB1_RX_N|B12||D||ALT1|QSPI_A_DATA1
|-
|ALT5|GPIO3_IO07|-| rowspan="2" |J1.142(NAND on board)| rowspan="2" |SD1_DATA2| rowspan="2" |CPU.SD1_DATA2| rowspan="2" |T27| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" ||ALT0|USDHC1_DATA2|-|ALT5|GPIO2_IO04|-| rowspan="4" |J1.142(eMMC on board)| rowspan="4" |NAND_DATA02| rowspan="4" |CPU.NAND_DATA02| rowspan="4" |K23| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|RAWNAND_DATA02|-|ALT1|QSPI_A_DATA2|-|ALT2|USDHC3_CD_B(Configure register IOMUXC_USDHC3_CD_B_SELECT_INPUT for mode ALT2)|-|ALT5|GPIO3_IO08|-| rowspan="2" |J1.144(NAND on board)| rowspan="2" |SD1_DATA3| rowspan="2" |CPU.SD1_DATA3| rowspan="2" |T26| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" ||ALT0|USDHC1_DATA3|-|ALT5|GPIO2_IO05|-| rowspan="4" |J1.144(eMMC on board)| rowspan="4" |NAND_DATA03| rowspan="4" |CPU.NAND_DATA03| rowspan="4" |N23| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|RAWNAND_DATA03|-|ALT1|QSPI_A_DATA3|-|ALT2|USDHC3_WP(Configure register IOMUXC_USDHC3_WP_SELECT_INPUT for mode ALT2)|-|ALT5|GPIO3_IO09|-|J1.146|DGND|DGND| -|<nowiki>-</nowiki>|G||||-| rowspan="2" |J1.148(NAND on board)| rowspan="2" |SD1_DATA4| rowspan="2" |CPU.SD1_DATA4| rowspan="2" |U27| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" ||ALT0|USDHC1_DATA4|-|ALT5|GPIO2_IO06|-| rowspan="4" |J1.148(eMMC on board)| rowspan="4" |NAND_DATA04| rowspan="4" |CPU.NAND_DATA04| rowspan="4" |M26| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|RAWNAND_DATA04|-|ALT1|QSPI_B_DATA0|-|ALT2|USDHC3_DATA0|-|ALT5|GPIO3_IO10|-| rowspan="2" |J1.150(NAND on board)| rowspan="2" |SD1_DATA5| rowspan="2" |CPU.SD1_DATA5| rowspan="2" |U26| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" ||ALT0|USDHC1_DATA5|-|ALT5|GPIO2_IO07|-| rowspan="4" |J1.150(eMMC on board)| rowspan="4" |NAND_DATA05| rowspan="4" |CPU.NAND_DATA05| rowspan="4" |L26| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|RAWNAND_DATA05|-|ALT1|QSPI_B_DATA1|-|ALT2|USDHC3_DATA1|-|ALT5|GPIO3_IO11|-| rowspan="2" |J1.152(NAND on board)| rowspan="2" |SD1_DATA6| rowspan="2" |CPU.SD1_DATA6| rowspan="2" |W27| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" ||ALT0|USDHC1_DATA6|-|ALT5|GPIO2_IO08|-| rowspan="4" |J1.152(eMMC on board)| rowspan="4" |NAND_DATA06| rowspan="4" |CPU.NAND_DATA06| rowspan="4" |K26| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|RAWNAND_DATA06|-|ALT1|QSPI_B_DATA2|-|ALT2|USDHC3_DATA2|-|ALT5|GPIO3_IO12|-| rowspan="2" |J1.154(NAND on board)| rowspan="2" |SD1_DATA7| rowspan="2" |CPU.SD1_DATA7| rowspan="2" |W26| rowspan="2" |NVCC_3V3(NVCC_1V8 on request)| rowspan="2" |I/O| rowspan="2" ||ALT0|USDHC1_DATA7|-|ALT5|GPIO2_IO09|-| rowspan="4" |J1.154(eMMC on board)| rowspan="4" |NAND_DATA07| rowspan="4" |CPU.NAND_DATA07| rowspan="4" |N26| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|RAWNAND_DATA07|-|ALT1|QSPI_B_DATA3|-|ALT2|USDHC3_DATA3|-|ALT5|GPIO3_IO13|-|J1.156(NAND on board)|NAND_RE_B|CPU.NAND_RE_B|N27|NVCC_3V3|I/O|Internally used for NAND, do not connect|||-| rowspan="4" |J1.156(eMMC on board)| rowspan="4" |NAND_RE_B| rowspan="4" |CPU.NAND_RE_B| rowspan="4" |N27| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|RAWNAND_RE_B|-|ALT1|QSPI_B_DQS|-|ALT2|USDHC3_DATA4|-|ALT5|GPIO3_IO15|-|J1.158(NAND on board)|NAND_READY_B|CPU.NAND_READY_B|P26|NVCC_3V3|I/O|Internally used for NAND, do not connect|||-| rowspan="3" |J1.158(eMMC on board)| rowspan="3" |NAND_READY_B| rowspan="3" |CPU.NAND_READY_B| rowspan="3" |P26| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|RAWNAND_READY_B|-|ALT2|USDHC3_RESET_B|-|ALT5|GPIO3_IO16|-|J1.160(NAND on board)|NAND_WE_B|CPU.NAND_WE_B|R26|NVCC_3V3|I/O|Internally used for NAND, do not connect|||-| rowspan="3" |J1.160(eMMC on board)| rowspan="3" |NAND_WE_B| rowspan="3" |CPU.NAND_WE_B| rowspan="3" |R26| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|RAWNAND_WE_B|-|ALT2|USDHC3_CLK|-|ALT5|GPIO3_IO17|-|J1.162(NAND on board)|NAND_WP_B|CPU.NAND_WP_B|R27|NVCC_3V3|I/O|Internally used for NAND, do not connect|||-| rowspan="3" |J1.162(eMMC on board)| rowspan="3" |NAND_WP_B| rowspan="3" |CPU.NAND_WP_B| rowspan="3" |R27| rowspan="3" |NVCC_3V3| rowspan="3" |I/O| rowspan="3" ||ALT0|RAWNAND_WP_B|-|ALT2|USDHC3_CMD|-|ALT5|GPIO3_IO18|-|J1.164|DGND|DGND| -|<nowiki>-</nowiki>|G||||-| rowspan="5" |J1.166| rowspan="5" |GPIO1_IO15| rowspan="5" |CPU.GPIO1_IO15| rowspan="5" |AB9| rowspan="5" |NVCC_3V3| rowspan="5" |I/O| rowspan="5" ||ALT0|GPIO1_IO15|-|ALT1|USB2_OTG_OC|-|ALT4|USDHC3_WP(Configure register IOMUXC_USDHC3_WP_SELECT_INPUT for mode ALT4)|-|ALT5|PWM4_OUT|-|ALT6|CCM_CLKO2|-| rowspan="4" |J1.168| rowspan="4" |GPIO1_IO07| rowspan="4" |CPU.GPIO1_IO07| rowspan="4" |AF11| rowspan="4" |NVCC_3V3| rowspan="4" |I/O| rowspan="4" ||ALT0|GPIO1_IO07|-|ALT1|ENET1_MDIO(Configure register IOMUXC_ENET1_MDIO_SELECT_INPUT for mode ALT1)|-|ALT5|USDHC1_WP|-|ALT6|CCM_EXT_CLK4|-| rowspan="6" |J1.170| rowspan="6" |SAI1_TXD4| rowspan="6" |CPU.SAI1_TXD4| rowspan="6" |AG22| rowspan="6" |NVCC_3V3| rowspan="6" |I/O| rowspan="6" |Internally used for BOOT mode configuration: can be pulled-up or down depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]|ALT0|SAI1_TX_DATA4|-|ALT1|SAI6_RX_BCLK(Configure register IOMUXC_SAI6_RX_BCLK_SELECT_INPUT for mode ALT1)|-|ALT2|SAI6_TX_BCLK(Configure register IOMUXC_SAI6_TX_BCLK_SELECT_INPUT for mode ALT2)|-|ALT4|CORESIGHT_TRACE12|-|ALT5|GPIO4_IO16|-|ALT6|SRC_BOOT_CFG12|-| rowspan="6" |J1.172| rowspan="6" |SAI1_TXD5| rowspan="6" |CPU.SAI1_TXD5| rowspan="6" |AF22| rowspan="6" |NVCC_3V3| rowspan="6" |I/O| rowspan="6" |Internally used for BOOT mode configuration: can be pulled-up or down depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]|ALT0|SAI1_TX_DATA5|-|ALT1|SAI6_RX_DATA0(Configure register IOMUXC_SAI6_RX_DATA_SELECT_INPUT_0 for mode ALT1)|-|ALT2|SAI6_TX_DATA0|-|ALT4|CORESIGHT_TRACE13|-|ALT5|GPIO4_IO17|-|ALT6|SRC_BOOT_CFG13|-| rowspan="6" |J1.174| rowspan="6" |SAI1_TXD6| rowspan="6" |CPU.SAI1_TXD6| rowspan="6" |AG23| rowspan="6" |NVCC_3V3| rowspan="6" |I/O| rowspan="6" |Internally used for BOOT mode configuration: can be pulled-up or down depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]|ALT0|SAI1_TX_DATA6|-|ALT1|SAI6_RX_SYNC(Configure register IOMUXC_SAI6_RX_SYNC_SELECT_INPUT for mode ALT1)|-|ALT2|SAI6_TX_SYNC(Configure register IOMUXC_SAI6_TX_SYNC_SELECT_INPUT for mode ALT2)|-|ALT4|CORESIGHT_TRACE14|-|ALT5|GPIO4_IO18|-|ALT6|SRC_BOOT_CFG14|-| rowspan="6" |J1.176| rowspan="6" |SAI1_TXD7| rowspan="6" |CPU.SAI1_TXD7| rowspan="6" |AF23| rowspan="6" |NVCC_3V3| rowspan="6" |I/O| rowspan="6" |Internally used for BOOT mode configuration: can be pulled-up or down depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]|ALT0|SAI1_TX_DATA7|-|ALT1|SAI6_MCLK(Configure register IOMUXC_SAI6_MCLK_SELECT_INPUT for mode ALT1)|-|ALT3|PDM_CLK|-|ALT4|CORESIGHT_TRACE15|-|ALT5|GPIO4_IO19|-|ALT6|SRC_BOOT_CFG15|-| rowspan="7" |J1.178| rowspan="7" |SAI1_RXD7| rowspan="7" |CPU.SAI1_RXD7| rowspan="7" |AF19| rowspan="7" |NVCC_3V3| rowspan="7" |I/O| rowspan="7" |Internally used for BOOT mode configuration: can be pulled-up or down depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]|ALT0|SAI1_RX_DATA7|-|ALT1|SAI6_MCLK(Configure register IOMUXC_SAI6_MCLK_SELECT_INPUT for mode ALT1)|-|ALT2|SAI1_TX_SYNC(Configure register IOMUXC_SAI1_TX_SYNC_SELECT_INPUT for mode ALT2)|-|ALT3|SAI1_TX_DATA4|-|ALT4|CORESIGHT_TRACE7|-|ALT5|GPIO4_IO09|-|ALT6|SRC_BOOT_CFG7|-| rowspan="6" |J1.180|USB1_RXProwspan="6" |SAI1_RXD6| rowspan="6" |CPU.USB1_RX_PSAI1_RXD6|A12rowspan="6" |AG19|rowspan="6" |NVCC_3V3|Drowspan="6" |I/O| rowspan="6" |Internally used for BOOT mode configuration: can be pulled-up or down depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]|ALT0|SAI1_RX_DATA6|-|ALT1|SAI6_TX_SYNC(Configure register IOMUXC_SAI6_TX_SYNC_SELECT_INPUT for mode ALT1)|-|ALT2|SAI6_RX_SYNC(Configure register IOMUXC_SAI6_RX_SYNC_SELECT_INPUT for mode ALT2)|-|ALT4|CORESIGHT_TRACE6|-|ALT5|GPIO4_IO08|-|ALT6|SRC_BOOT_CFG6|-| rowspan="7" |J1.182|USB1_TXNrowspan="7" |SAI1_RXD5| rowspan="7" |CPU.USB1_TX_NSAI1_RXD5| rowspan="7" |AF18| rowspan="7" |NVCC_3V3| rowspan="7" |I/O| rowspan="7" |Internally used for BOOT mode configuration: can be pulled-up or down depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]|ALT0|SAI1_RX_DATA5|-|ALT1|SAI6_TX_DATA0|-|ALT2|SAI6_RX_DATA0(Configure register IOMUXC_SAI6_RX_DATA_SELECT_INPUT_0 for mode ALT2)|-|B13ALT3|SAI1_RX_SYNC(Configure register IOMUXC_SAI1_RX_SYNC_SELECT_INPUT for mode ALT3)|D-|ALT4|CORESIGHT_TRACE5|-|ALT5|GPIO4_IO07|-|ALT6|SRC_BOOT_CFG|-| rowspan="6" |J1.184|USB1_TXProwspan="6" |SAI1_RXD4| rowspan="6" |CPU.USB1_TX_PSAI1_RXD4|A13rowspan="6" |AG18|rowspan="6" |NVCC_3V3|Drowspan="6" |I/O|rowspan="6" |Internally used for BOOT mode configuration: can be pulled-up or down depending on [[MITO 8M Mini SOM/Part number composition|MITO 8M Mini SOM P/N composition]]|ALT0|SAI1_RX_DATA4|-|ALT1|SAI1_RX_DATA4(Configure register IOMUXC_SAI6_TX_BCLK_SELECT_INPUT for mode ALT1)|-|ALT2|SAI6_RX_BCLK(Configure register IOMUXC_SAI6_RX_BCLK_SELECT_INPUT for mode ALT2)|-|ALT4|CORESIGHT_TRACE4|-|ALT5|GPIO4_IO06|-|ALT6|SRC_BOOT_CFG4|-|J1.186|USB1_VBUS|CPU.USB1_VBUS|D14F22| -|S|Connected with 30K resistor on SOM.See IMX8MM datasheet for 5V tolerance info.|||-|J1.188|USB2_VBUS|CPU.USB2_VBUS|D9F23| -|S|Connected with 30K resistor on SOM.See IMX8MM datasheet for 5V tolerance info.|||-|J1.190|DGND|DGND| -|<nowiki>-</nowiki>|G|||
|-
|J1.192
|USB1_ID
|CPU.USB1_ID
|C14D22|VDD_PHY_3V3VDDA_1V8
|I
|
|USB2_ID
|CPU.USB2_ID
|C9D23|VDD_PHY_3V3VDDA_1V8
|I
|
|USB1_DN
|CPU.USB1_DN
|B14A22
| -
|D
|USB1_DP
|CPU.USB1_DP
|A14B22
| -
|D
|USB2_DP
|CPU.USB2_DP
|A10B23
| -
|D
|USB2_DN
|CPU.USB2_DN
|B10A23
| -
|D
|-
|}
'''(*)''' PMIC_PWRON can be used in two configuration: ''Embedded-like'' (default mounting option) or ''Tablet-like''. In the first case, the system reboots in case of PMIC_PWR_ON signal activity.
 
In the second case, the system will shut down waiting for a CPU_ONOFF signal raising (like a button-mode in a tablet) and the PMIC_PWRON Voltage domain is NVCC_SNVS_1V8
Please contact [mailto:sales@dave.eu sales dept.] for more information
----
[[Category:MITO 8M Mini]]
[[Category:MITO 8M Nano]]
U0007
Bureaucrats, dave_user, Administrators
8,226
edits
Retrieved from "https://wiki.dave.eu/index.php/Special:MobileDiff/12660...19005"