Bureaucrats, dave_user, Administrators
8,154
edits
Changes
m
Power consumptions related to some real world use cases can be found here. [TBD insert link]
U0007 moved page Integration guide (Bora/BoraX) to Integration guide (Bora/BoraX/BoraLite)
{{InfoBoxTop}}
{{Applies To Bora}}
{{Applies To BoraX}}
{{Applies To BoraLite}}
{{InfoBoxBottom}}
|-
|}
=== Main SD/MMC interface ===
=== Connecting the PUDC_B pin ===
On Bora SOM, PUDC_B pin is (J2 connector, pin 15) connected to FPGA_VDDIO_BANK34 VDDIO_BANK34 (3.3V) via 10K resistor, thus [http://www.xilinx.com/support/answers/50802. This allows the external changes to the configuration of this html internal pull-up resistors are disabled on each SelectIO pin, and the reusability of the same I/O pin after the until FPGA configurationcompletes]. In fact, PUDC_B pin Default behavior can't be left floating before and during the configuration.So changed by appropriate circuitry at carrier board level to set it is OK to connect PUDC_B pin (J2 - Pin 15) to '''P3V3_IOBANK''' via 1K pull-up resistor.There are no side effects on BORA SOM putting I/O into high Z statelogical 0.
=== PS' I²C buses ===
[[File:Bora-i2c-glitch-filter.png|thumb|center|600px]]
[[File:BoraLite-i2c-glitch-filter.jpg|thumb|center|600px]]
The BANK35 MUST be powered at 1.8V
===== Test on BoraEVB =====
To test the solution, please make these connections on BORAevb rev.A:
* 1.8V supply for BANK35 : (J11.2 to J11.7)
* I2C SDA : JP10.16 to JP21.3
===== Test on BoraXEVB =====To test the solution, please make these connections on BoraXEVB:* 1.8V supply for BANK35 : please refer to VDDIO_BANK35 possibility on BoraXEVB schematics* populate RPACK RP87* I2C SCL : JP30.9 to JP29.5* I2C SDA : JP30.11 to JP29.3 ===Programmable logic (PL)===
For Bora SOM please refer to the following links:
*[[Programmable_logic_(Bora)#Routing_information|bank 34]]
*[[Programmable_logic_(Bora)#Routing_information_2|bank 35]]
*[[Programmable_logic_(Bora)#Routing_information_3|bank 13]]
For BoraX SOM please refer to the [[Programmable_logic_(BORAXpress)|page]].
For BoraLite SOM please refer to the [[Programmable_logic_(BoraLite)|page]].
===Traces length matching===
A spreadsheet is available for download here, containing detailed information about signals routing. These information can be used to check nets matching of the overall system (carrier board + SOM).
For Bora/BoraEVB systems: [[File:Bora-routing.zip]].
For BoraX/BoraXEVB systems: [[File:BoraX-BoraXEVB-combined-routing.zip]].
For BoraLite/BoraXEVB systems: the presence of the Bora Lite adapter does not make sense to provide the routing information. Please refer to the [[Programmable_logic_(BoraLite)| Programmable_logic_(BoraLite) page]] about information on internal BORA Lite routing. Please take carefully into account the design of the Carrier board considering every information related to the SO-DIMM socket and the tracenet on the Carrier
