Changes

== Standards ==

== Disclaimers ==

== Warranty ==

The warranty does not apply to defects resulting from improper or inadequate maintenance or handling by the customer, unauthorized modification or misuse, operation outside of the product’s specifications or improper installation or maintenance.

== Technical Support ==

== Related Documents ==

{| class="wikitable" |

|-

|-

| <br>||

|-

|}

== Conventions, Abbreviations, Acronyms ==

{| class="wikitable" |

|-

| BTN||Button

| GPO||General Purpose Output

|-

|-

| PCB||Printed Circuit Board

| <br>||

|-

|}

= Introduction =

[[File:Diva-400.png|400px]]

== Product Highlights ==

* Lite Line

** "No-frills" CPU module

{| class="wikitable" |

|-

|-

|-

| Storage||Flash NOR SPI<br>Flash NAND on Local bus<br>I²C 32 kbit EEPROM||

|-

|}

{| class="wikitable" |

|-

| Graphics Controller||Up to 24-Bits Data Output<br>Resolution Up to 2048x2048 (With Maximum 126-MHz Pixel Clock)<br>TFT/RGB support ||

| Miscellaneous||Up to 8x 12-bit ADC channels||

|-

|}

{| class="wikitable" |

|-

| Supply Voltage||[3.6 - 5.5] V, voltage regulation on board||

| Connectors||204-pin SO-DIMM||

|-

|}

== RAM memory bank ==

== NOR flash bank ==

This chapter describes the mechanical characteristics of the Diva module.

== Board Layout ==

[[File:So-dimm.png|600px|frameless|border]]

= Power, reset and control =

# this step is composed of two events

#* main PSU enables several voltage rails to complete CPU, memories and peripheral power up sequence

# PORSTn_OUT signal is raised to indicate that all power rails of SOM are stable

=== PMIC ===

* PWRHOLD (input): This signal is connected to processor's PMIC_PWR_EN and is used to initiate power up sequence.

* PMIC_PWRON (input): A rising edge of this pin (automatically done at startup) the PMIC performs an OFF-to-ACTIVE state transition. On a falling edge of this pin, the PMIC performs an ACTIVE-to-OFF state transition. This signal is pulled-up to VIN through 10kOhm resistor.

== Reset scheme and voltage monitoring ==

=== RTC_PWRONRSTn ===

RTC_PORZ

=== JTAG_TRSTn ===

JTAG_TRSTn is the test and emulation logic reset input. It is pulled-down with 10kOhm resistor.

== Boot Options ==

SYSBOOT[15:0] terminals are respectively LCD_DATA[15:0] inputs, latched on the rising edge of PWRONRSTn. The booting device list is created based on the SYSBOOT pins. A booting device can be a memory booting device (soldered flash memory or temporarily booting device like memory card) or a peripheral interface connected to a host. The main loop of the booting procedure goes through the booting device list and tries to search for an image from the currently selected booting device. This loop is exited if a valid booting image is found and successfully executed or upon watchdog expiration. The memory booting procedure is executed when the booting device type is one of NOR, NAND, MMC or SPI-EEPROM. The peripheral booting is executed when the booting device type is Ethernet, USB or UART.

== Recovery ==

=== JTAG recovery ===

* Alarm capability

* Backup power from external battery

For a detailed description of RTC characteristics, please refer to the [http://www.ti.com/lit/ds/symlink/tps65910.pdf TPS65910A3 PMIC datasheet].

An external watchdog (MAX6373 device) is connected to the AM335X_GMII1_TXD2 (J1.159) signal. During normal operation, the microprocessor should repeatedly toggle the watchdog input WDI (AM335X_GMII1_TXD2) before the selected watchdog timeout period elapses to demonstrate that the system is processing code properly. If the μP does not provide a valid watchdog input transition before the timeout period expires, the supervisor asserts a watchdog (WDO) output to signal that the system is not executing the desired instructions within the expected time frame. The watchdog output pulse is used to reset the μP.

The configuration can be changed by optional external circuitry implemented on the carrier board.

{| class="wikitable" |

|-

|-

|-

CPU.<x> : pin connected to CPU pad named <x><br>

PMIC.<x> : pin connected to the Power Manager IC<br>

|-

|-

|-

|-

|-

|}

<pre>

</pre>

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|-

|}

|I2C0 clock

|J1.3

|-

|I2C0_SDA

|I2C0 data

|J1.5

|-

|}

|I2C1 clock

|J1.29<br>J1.33<br>J1.49

|-

|I2C1_SDA

|I2C1 data

|J1.31<br>J1.35<br>J1.47

|-

|}

|I2C2 clock

|J1.25<br>J1.37<br>J1.45

|-

|I2C2_SDA

|I2C2 data

|J1.27<br>J1.39<br>J1.43

|-

|}

|}

= Operational Characteristics =

|-

|Main power supply voltage

|V

|-

|-

|Main power supply voltage

|V

|-

Measurements have been performed on the following platform:

* Carrier board: DivaEVB-Lite on DACU

* burnCortexA8 in continuous loop

==== Results ====

= Application notes =

* [[Carrier_board_design_guidelines_%28SOM%29]]

* [[Integration_guide_%28Diva%29]]