Difference between revisions of "Frame Buffer Management (Naon)"
DevWikiAdmin (talk | contribs) |
SampleUser (talk | contribs) |
||
| Line 1: | Line 1: | ||
{{InfoBoxTop}} | {{InfoBoxTop}} | ||
{{AppliesToNaon}} | {{AppliesToNaon}} | ||
| − | {{Applies To | + | {{Applies To NaonEVB-Lite}} |
{{Applies To Linux}} | {{Applies To Linux}} | ||
{{InfoBoxBottom}} | {{InfoBoxBottom}} | ||
Latest revision as of 15:21, 17 May 2012
Info Box
|
Introduction[edit | edit source]
Frame Buffer are part of the Video Processing Sub System (VPSS) of DM81xx processor. For an in depth description of VPSS see this article on TI wiki.
