Difference between revisions of "Frame Buffer Management (Naon)"
DevWikiAdmin (talk | contribs) |
DevWikiAdmin (talk | contribs) |
||
| Line 1: | Line 1: | ||
{{InfoBoxTop}} | {{InfoBoxTop}} | ||
{{AppliesToNaon}} | {{AppliesToNaon}} | ||
| + | {{Applies To DDS}} | ||
{{Applies To Linux}} | {{Applies To Linux}} | ||
{{InfoBoxBottom}} | {{InfoBoxBottom}} | ||
Revision as of 13:08, 23 April 2012
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
Info Box
|
Introduction[edit | edit source]
Frame Buffer are part of the Video Processing Sub System (VPSS) of DM81xx processor. For an in depth description of VPSS see this article on TI wiki.
