Difference between revisions of "Frame Buffer Management (Naon)"
DevWikiAdmin (talk | contribs) (Created page with "{{InfoBoxTop}} {{AppliesToNaon}} {{InfoBoxBottom}} {{WorkInProgress}}") |
DevWikiAdmin (talk | contribs) |
||
| Line 4: | Line 4: | ||
{{WorkInProgress}} | {{WorkInProgress}} | ||
| + | |||
| + | |||
| + | === Introduction === | ||
| + | |||
| + | Frame Buffer are part of the Video Processing Sub System (VPSS) of DM81xx processor. For an in depth description of VPSS see [http://processors.wiki.ti.com/index.php/DM814X_AM387X_VPSS_Video_Driver_User_Guide this article] on TI wiki. | ||
Revision as of 09:41, 23 April 2012
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
Info Box
|
Introduction[edit | edit source]
Frame Buffer are part of the Video Processing Sub System (VPSS) of DM81xx processor. For an in depth description of VPSS see this article on TI wiki.
