AXEL ULite SOM/AXEL ULite Hardware/Peripherals/Ethernet
< AXEL ULite SOM | AXEL ULite Hardware
Revision as of 13:30, 14 September 2017 by U0007 (talk | contribs) (Created page with "{{InfoBoxTop}} {{AppliesToAXELULite}} {{InfoBoxBottom}} ==Introduction== AXEL ULite system-on-module (SOM for short) has an internal ethernet PHY connected to the <code>enet1<...")
| HOME | SOMs | SBCs | ToloMEO Embedded Assistant |  GET A QUOTE
|
 ONLINE HELPDESK
|
| Roadmap | IoT Services | ML/AI services | Embedded Design Services |
Info Box
|
Introduction[edit | edit source]
AXEL ULite system-on-module (SOM for short) has an internal ethernet PHY connected to the enet1 MAC port.
On-board Ethernet PHY (Micrel KSZ8091RNA) provides interface signals required to implement the 10/100 Mbps Ethernet port. The transceiver is connected to the triple speed Ethernet MAC (ENET module) through RMII interface.
The following table describes the interface signals:
| Pin | Pin name | Internal connection | Ball/pin # | Notes |
|---|---|---|---|---|
| J2.13 | ETH_LED1 | LAN.LED0/PME_N1 | 23 | |
| J2.19 | ETH_TX_P | LAN.TXP | 6 | |
| J2.21 | ETH_TX_M | LAN.TXM | 5 | |
| J2.23 | ETH_RX_P | LAN.RXP | 4 | |
| J2.25 | ETH_RX_M | LAN.RXM | 3 | |
| J2.31 | SNVS_TAMPER2 | CPU.SNVS_TAMPER2 | P11 | PHY INT |
| J2.127 | GPIO1_IO06 | CPU.GPIO_IO06 | K17 | PHY MDIO |
| J2.129 | GPIO1_IO07 | CPU.GPIO_IO07 | L16 | PHY MDC |
