Open main menu

DAVE Developer's Wiki β

Changes

ETRA SOM/ETRA Hardware/Pinout Table

893 bytes added, 10:15, 29 December 2020
Add pinout notes for internal use
| style="border-left:solid 2px #73B2C7; border-right:solid 2px #73B2C7;border-top:solid 2px #73B2C7; border-bottom:solid 2px #73B2C7; background-color:#edf8fb; padding:5px; color:#000000" |...
|-
|}<section end="History" /><section begin="Body" />''TBD: modificare la tabella seguente con le caratteristiche dei pin del SOM'' ''TBD: modificare le due tabelle ODD e EVEN con la mappa completa dei pins'' '''TBD: nella tabella naming conventions, inserire il codice dei vari IC presenti (PMIC, PHY ETH, ecc.)'''
==Connectors and Pinout Table==
===Pinout table naming conventions ===
This chapter contains the pinout description of the ETRA module, grouped in two tables (odd and even pins) that report the pin mapping of the ''TBD: connector type'' SODIMM-DDR3 ETRA connector.
Each row in the pinout tables contains the following information:
| rowspan="10" |VDD
| rowspan="10" |I/O
| rowspan="10" |internally used for NAND flash
|Pin AF2
|I2C6_SCL
|-
|Pin AF12
|'''FMC_AD3/FMC_D3'''
|-
|Pin AF15
| rowspan="6" |VDD
| rowspan="6" |I/O
| rowspan="6" |TBDinternally used forNAND flash
|Pin AF6
|SAI3_FS_A
|-
|Pin AF12
|'''FMC_NOE'''
|-
|Pin AF15
| rowspan="4" |VDD
| rowspan="4" |I/O
| rowspan="4" |TBDinternally used forNAND flash
|Pin AF7
|USART2_TX
|-
|Pin AF12
|'''FMC_NWE'''
|-
|Pin AF15
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBD
|Pin AF0
|TRACED6
| rowspan="10" |VDD
| rowspan="10" |I/O
| rowspan="10" |TBDinternally used forNAND flash
|Pin AF2
|I2C6_SDA
|-
|Pin AF12
|'''FMC_AD2/FMC_D2'''
|-
|Pin AF15
| rowspan="8" |VDD
| rowspan="8" |I/O
| rowspan="8" |TBD
|Pin AF0
|TRACED7
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBDinternally used forNOR flash
|Pin AF1
|TIM16_BKIN
|-
|Pin AF9
|'''QUADSPI_CLK'''
|-
|Pin AF12
| rowspan="7" |VDD
| rowspan="7" |I/O
| rowspan="7" |TBDinternally used forNAND flash
|Pin AF1
|TIM1_ETR
|-
|Pin AF12
|'''FMC_AD4/FMC_D4'''
|-
|Pin AF15
| rowspan="6" |VDD
| rowspan="6" |I/O
| rowspan="6" |TBDinternally used forNAND flash
|Pin AF1
|TIM1_CH1N
|-
|Pin AF12
|'''FMC_AD5/FMC_D5'''
|-
|Pin AF15
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBDinternally used foreMMC flash
|Pin AF1
|TIM1_CH2N
|-
|Pin AF9
|'''SDMMC2_D0'''
|-
|Pin AF15
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBDinternally used foreMMC flash
|Pin AF0
|RTC_REFIN
|-
|Pin AF9
|'''SDMMC2_D1'''
|-
|Pin AF15
| rowspan="10" |VDD
| rowspan="10" |I/O
| rowspan="10" |TBDinternally used foreMMC flash
|Pin AF0
|TRACED9
|-
|Pin AF9
|'''SDMMC2_D2'''
|-
|Pin AF12
| rowspan="12" |VDD
| rowspan="12" |I/O
| rowspan="12" |TBDinternally used foreMMC flash
|Pin AF0
|TRACED8
|-
|Pin AF9
|'''SDMMC2_D3'''
|-
|Pin AF12
| rowspan="6" |VDD
| rowspan="6" |I/O
| rowspan="6" |TBDinternally used foreMMC flash
|Pin AF0
|TRACED14
|-
|Pin AF10
|'''SDMMC2_CMD'''
|-
|Pin AF13
| rowspan="6" |VDD
| rowspan="6" |I/O
| rowspan="6" |TBDinternally used foreMMC flash
|Pin AF0
|TRACED0
|-
|Pin AF9
|'''SDMMC2_CK'''
|-
|Pin AF12
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBD
|Pin AF0
|TRACED0
| rowspan="11" |VDD
| rowspan="11" |I/O
| rowspan="11" |TBD
|Pin AF0
|TRACED1
| rowspan="13" |VDD
| rowspan="13" |I/O
| rowspan="13" |TBDfor LCD_G1use pin J1.180 (RGB lenght match)
|Pin AF0
|TRACED2
| rowspan="10" |VDD
| rowspan="10" |I/O
| rowspan="10" |TBD
|Pin AF0
|TRACED3
| rowspan="7" |VDD
| rowspan="7" |I/O
| rowspan="7" |TBD
|Pin AF2
|TIM3_ETR
| rowspan="10" |VDD
| rowspan="10" |I/O
| rowspan="10" |TBD
|Pin AF0
|TRACECLK
| rowspan="7" |VDD
| rowspan="7" |I/O
| rowspan="7" |TBD
|Pin AF3
|DFSDM1_CKIN3
| rowspan="7" |VDD
| rowspan="7" |I/O
| rowspan="7" |TBD
|Pin AF3
|DFSDM1_DATIN3
| rowspan="6" |VDD
| rowspan="6" |I/O
| rowspan="6" |TBDinternally used forI/O EXP interrupt
|Pin AF3
|DFSDM1_CKIN1
| rowspan="10" |VDD
| rowspan="10" |I/O
| rowspan="10" |TBD
|Pin AF1
|TIM2_CH1/TIM2_ETR
| rowspan="13" |VDD
| rowspan="13" |I/O
| rowspan="13" |TBD
|Pin AF1
|LPTIM1_OUT
| rowspan="10" |VDD
| rowspan="10" |I/O
| rowspan="10" |TBDinternally used forNAND flash
|Pin AF1
|LPTIM1_IN1
|-
|Pin AF12
|'''FMC_A17/FMC_ALE'''
|-
|Pin AF15
| rowspan="8" |VDD
| rowspan="8" |I/O
| rowspan="8" |TBDinternally used forNAND flash
|Pin AF3
|LPTIM2_IN2
|-
|Pin AF12
|'''FMC_A16/FMC_CLE'''
|-
|Pin AF15
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBDinternally used forNAND flash
|Pin AF0
|DBTRGO
|-
|Pin AF12
|'''FMC_NE2/FMC_NCE'''
|-
|Pin AF13
| rowspan="2" |VDD
| rowspan="2" |I/O
| rowspan="2" |TBD
|Pin AF0
|Keypad row 7
| rowspan="2" |VDD
| rowspan="2" |I/O
| rowspan="2" |TBD
|Pin AF0
|Keypad row 6
| rowspan="2" |VDD
| rowspan="2" |I/O
| rowspan="2" |TBD
|Pin AF0
|Keypad row 5
| rowspan="3" |VDD
| rowspan="3" |I/O
| rowspan="3" |TBD
|Pin AF0
|Keypad row 4
| rowspan="5" |VDD
| rowspan="5" |I/O
| rowspan="5" |TBD
|Pin AF0
|Keypad row 3
| rowspan="3" |VDD
| rowspan="3" |I/O
| rowspan="3" |TBD
|Pin AF0
|Keypad row 2
| rowspan="3" |VDD
| rowspan="3" |I/O
| rowspan="3" |TBD
|Pin AF0
|Keypad row 1
| rowspan="3" |VDD
| rowspan="3" |I/O
| rowspan="3" |TBD
|Pin AF0
|Keypad row 0
| rowspan="2" |VDD
| rowspan="2" |I/O
| rowspan="2" |TBD
|Pin AF0
|Keypad column 0
| rowspan="2" |VDD
| rowspan="2" |I/O
| rowspan="2" |TBD
|Pin AF0
|Keypad column 1
| rowspan="2" |VDD
| rowspan="2" |I/O
| rowspan="2" |TBD
|Pin AF0
|Keypad column 2
| rowspan="2" |VDD
| rowspan="2" |I/O
| rowspan="2" |TBD
|Pin AF0
|Keypad column 3
| rowspan="3" |VDD
| rowspan="3" |I/O
| rowspan="3" |TBD
|Pin AF0
|Keypad column 4
| rowspan="2" |VDD
| rowspan="2" |I/O
| rowspan="2" |TBD
|Pin AF0
|Keypad column 5
| rowspan="5" |VDD
| rowspan="5" |I/O
| rowspan="5" |TBD
|Pin AF0
|Keypad column 6
| rowspan="3" |VDD
| rowspan="3" |I/O
| rowspan="3" |TBD
|Pin AF0
|Keypad column 7
| rowspan="3" |VDD
| rowspan="3" |I/O
| rowspan="3" |TBD
|Pin AF0
|Keypad column 8
| rowspan="3" |VDD
| rowspan="3" |I/O
| rowspan="3" |TBD
|Pin AF0
|Keypad column 9
| rowspan="2" |VDD
| rowspan="2" |I/O
| rowspan="2" |TBD
|Pin AF0
|Keypad column 10
| rowspan="6" |VDD
| rowspan="6" |I/O
| rowspan="6" |TBDinternally used forNAND flash
|Pin AF1
|TIM1_CH1
|-
|Pin AF12
|'''FMC_AD6/FMC_D6'''
|-
|Pin AF15
| rowspan="5" |VDD
| rowspan="5" |I/O
| rowspan="5" |TBDinternally used forI/O EXP reset
|Pin AF0
|TRACECLK
| rowspan="11" |VDD
| rowspan="11" |I/O
| rowspan="11" |TBDinternally used forNAND flash
|Pin AF1
|TIM16_CH1N
|-
|Pin AF12
|'''FMC_NWAIT'''
|-
|Pin AF13
| rowspan="6" |VDD
| rowspan="6" |I/O
| rowspan="6" |TBDinternally used forNAND flash
|Pin AF1
|TIM1_CH2N
|-
|Pin AF12
|'''FMC_AD7/FMC_D7'''
|-
|Pin AF15
| rowspan="8" |VDD
| rowspan="8" |I/O
| rowspan="8" |TBD
|Pin AF0
|TRACED11
| rowspan="11" |VDD
| rowspan="11" |I/O
| rowspan="11" |TBD
|Pin AF0
|TRACED4
| rowspan="7" |VDD
| rowspan="7" |I/O
| rowspan="7" |TBD
|Pin AF1
|LPTIM1_IN2
| rowspan="10" |VDD
| rowspan="10" |I/O
| rowspan="10" |TBD
|Pin AF1
|LPTIM1_ETR
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBDinternally used forLAN PHY interrupt
|Pin AF0
|TRACECLK
| rowspan="5" |VDD
| rowspan="5" |I/O
| rowspan="5" |TBDinternally used forLAN PHY reset
|Pin AF0
|DBTRGO
| rowspan="5" |VDD
| rowspan="5" |I/O
| rowspan="5" |TBDinternally used forNAND flash
|Pin AF2
|TIM4_CH3
|-
|Pin AF12
|'''FMC_AD0/FMC_D0'''
|-
|Pin AF15
| rowspan="5" |VDD
| rowspan="5" |I/O
| rowspan="5" |TBDinternally used forNAND flash
|Pin AF2
|TIM4_CH4
|-
|Pin AF12
|'''FMC_AD1/FMC_D1'''
|-
|Pin AF15
|VDD
|I
|internall internal pull-up or pull-down
according to specific model
|
|VDD
|I/O
|TBDinternal 10k pull-up to VDD
|
|
|VDD
|I
|internall internal pull-up or pull-down
according to specific model
|
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBD
|Pin AF1
|TIM1_CH2
| rowspan="10" |VDD
| rowspan="10" |I/O
| rowspan="10" |TBD
|Pin AF1
|TIM1_CH1N
|VDD
|I
|internall internal pull-up or pull-down
according to specific model
|
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBD
|Pin AF1
|TIM1_CH4
C4
|VDD
|I/O
|internal pull-up to VDD
|
| rowspan="12" |VDD
| rowspan="12" |I/O
| rowspan="12" |TBDinternally used forPMIC I2C
|Pin AF1
|TIM16_CH1N
|-
|Pin AF4
|'''I2C1_SCL'''
|-
|Pin AF5
| rowspan="10" |VDD
| rowspan="10" |I/O
| rowspan="10" |TBDinternally used forPMIC I2C
|Pin AF1
|TIM17_CH1N
|-
|Pin AF4
|'''I2C1_SDA'''
|-
|Pin AF6
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBD
|Pin AF1
|TIM1_CH4
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBD
|Pin AF1
|TIM1_ETR
| rowspan="4" |VDD
| rowspan="4" |I/O
| rowspan="4" |TBD
|Pin AF0
|DBTRGO
| rowspan="11" |VDD
| rowspan="11" |I/O
| rowspan="11" |TBD
|Pin AF1
|LPTIM1_IN1
| rowspan="16" |VDD
| rowspan="16" |I/O
| rowspan="16" |TBD
|Pin AF0
|ETH_CLK
| rowspan="13" |VDD
| rowspan="13" |I/O
| rowspan="13" |TBD
|Pin AF0
|TRACED15
| rowspan="13" |VDD
| rowspan="13" |I/O
| rowspan="13" |TBD
|Pin AF0
|MCO1
| rowspan="6" |VDD
| rowspan="6" |I/O
| rowspan="6" |TBDinternally used forNOR flash
|Pin AF1
|TIM17_CH1
| rowspan="8" |VDD
| rowspan="8" |I/O
| rowspan="8" |TBDinternally used forNOR flash
|Pin AF0
|TRACED13
|-
|Pin AF10
|'''QUADSPI_BK1_IO1'''
|-
|Pin AF15
| rowspan="8" |VDD
| rowspan="8" |I/O
| rowspan="8" |TBDinternally used forNOR flash
|Pin AF0
|TRACED12
|-
|Pin AF10
|'''QUADSPI_BK1_IO0'''
|-
|Pin AF15
| rowspan="7" |VDD
| rowspan="7" |I/O
| rowspan="7" |TBDinternally used forNOR flash
|Pin AF1
|TIM16_CH1
|VDD
|I/O
|TBD
|
|
|VDD
|I/O
|TBD
|
|
|VDD
|I/O
|TBD
|
|
|VDD
|I/O
|TBD
|
|
|VDD
|I/O
|TBD
|
|
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBD
|Pin AF0
|HDP2
|VDD
|I/O
|TBD
|Pin AF15
|EVENTOUT
| rowspan="11" |VDD
| rowspan="11" |I/O
| rowspan="11" |TBD
|Pin AF0
|HDP0
| rowspan="14" |VDD
| rowspan="14" |I/O
| rowspan="14" |TBDinternally used foreMMC flash (when configured as 8 bit SDMMC BUS)
|Pin AF0
|HDP1
|-
|Pin AF10
|'''SDMMC2_D6'''
|-
|Pin AF11
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBD
|Pin AF0
|TRACED5
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBD
|Pin AF0
|TRACED10
| rowspan="10" |VDD
| rowspan="10" |I/O
| rowspan="10" |TBD
|Pin AF0
|RTC_REFIN
| rowspan="8" |VDD
| rowspan="8" |I/O
| rowspan="8" |TBD
|Pin AF1
|TIM1_CH3N
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBD
|Pin AF1
|TIM2_CH4
| rowspan="16" |VDD
| rowspan="16" |I/O
| rowspan="16" |TBD
|Pin AF0
|HDP6
| rowspan="16" |VDD
| rowspan="16" |I/O
| rowspan="16" |TBD
|Pin AF0
|HDP7
| rowspan="12" |VDD
| rowspan="12" |I/O
| rowspan="12" |TBD
|Pin AF1
|TIM1_BKIN
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBD
|Pin AF1
|TIM1_CH2
| rowspan="10" |VDD
| rowspan="10" |I/O
| rowspan="10" |TBD
|Pin AF1
|TIM2_CH3
| rowspan="5" |VDD
| rowspan="5" |I/O
| rowspan="5" |TBD
|Pin AF5
|SPI5_MOS
| rowspan="13" |VDD
| rowspan="13" |I/O
| rowspan="13" |TBD
|Pin AF0
|HDP4
| rowspan="13" |VDD
| rowspan="13" |I/O
| rowspan="13" |TBDinternally used foreMMC flash (when configured as 8 bit SDMMC BUS)
|Pin AF0
|HDP5
|-
|Pin AF9
|'''SDMMC2_D7'''
|-
|Pin AF10
| rowspan="11" |VDD
| rowspan="11" |I/O
| rowspan="11" |TBD
|Pin AF0
|TRACED2
| rowspan="10" |VDD
| rowspan="10" |I/O
| rowspan="10" |TBD
|Pin AF1
|TIM1_CH2N
| rowspan="8" |VDD
| rowspan="8" |I/O
| rowspan="8" |TBD
|Pin AF1
|TIM2_CH1/TIM2_ETR
| rowspan="7" |VDD
| rowspan="7" |I/O
| rowspan="7" |TBD
|Pin AF3
|DFSDM1_CKIN0
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBD
|Pin AF1
|TIM1_CH3N
| rowspan="9" |VDD
| rowspan="9" |I/O
| rowspan="9" |TBD
|Pin AF0
|HDP3
| rowspan="14" |VDD
| rowspan="14" |I/O
| rowspan="14" |TBDinternally used foreMMC flash (when configured as 8 bit SDMMC BUS)
|Pin AF0
|TRACED1
|-
|Pin AF9
|'''SDMMC2_D4'''
|-
|Pin AF11
| rowspan="8" |VDD
| rowspan="8" |I/O
| rowspan="8" |TBD
|Pin AF1
|TIM1_CH3
| rowspan="14" |VDD
| rowspan="14" |I/O
| rowspan="14" |TBD
|Pin AF0
|TRACED3
| rowspan="13" |VDD
| rowspan="13" |I/O
| rowspan="13" |TBDfor SDMMC1_D2use pin J1.79 (SDMMC lenght match)
|Pin AF0
|TRACED2
| rowspan="12" |VDD
| rowspan="12" |I/O
| rowspan="12" |TBD
|Pin AF0
|TRACED0
| rowspan="16" |VDD
| rowspan="16" |I/O
| rowspan="16" |TBDinternally used foreMMC flash (when configured as 8 bit SDMMC BUS)
|Pin AF0
|DBTRGI
|-
|Pin AF9
|'''SDMMC2_D5'''
|-
|Pin AF10
|VBUS_OTG_IN
|S
|TBD
|
|
|VBUS_SW
|S
|TBD
|
|
a000298_approval, dave_user
551
edits