Changes

Jump to: navigation, search

Design overview (AXEL ULite)

No change in size, 08:52, 19 July 2016
RAM memory bank
| '''CPU connection'''||Multi-mode DDR controller (MMDC)
|-
| '''Size min'''||512 256 MB
|-
| '''Size max'''||2 GB
8,160
edits

Navigation menu