Open main menu

DAVE Developer's Wiki β

Changes

Connectors, buttons and switches (SBC Lynx)

1,395 bytes added, 16:59, 28 November 2016
Multiprotocol UARTs and CAN interfaces
==Multiprotocol UARTs and CAN interfaces==
There are two UART multiprotocol ports (RS232 / RS485 / RS422) and one CAN interface available on SBC LYNX. They are detailed described in the same section because they share some resources.
===Multiprotocol UARTs===
Multiprotocol UARTs are named as MPUART0 and MPUART1. They are associated to i.MX6UL's native UART8 and UART3 respectively. They are routed to connectors through Intersil ISL3330 transceivers (one for each port).
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
!Pin #
!Internal connection
|!Signal name
!Notes
|-
|}
===CAN(J40 or J21)===CAN interface is connected associated to the i.MX6UL Flexcan1 's FLEXCAN1 controller through an . Transceiver is Texas Instruments SN65HVD23x . There are two mutually exclusive routing options available for CAN transceiverbus:*J40 (DB9)*J21.If J40 is selected, MPUART1 is not available and the connector's pinout is the one detailed in the following table.{|class="wikitable" style="text-align: center;"|+CAN interface on J40|-!Pin #!Internal connection!Signal name!Notes|-| 1||Shield||CAN_SHIELD|||-| 2||not connected||n/a|||-| 3||Ground||CAN_GND|||-| 4||Dominant low||CAN_M|||-| 5||not connected||n/a|||-| 6||not connected||n/a|||-| 7||not connected||n/a|||-| 8||Dominant high||CAN_P|||-| 9||not connected||n/a|||-| SH1, SH2||PCB_GND_RNG||[[Grounding_(SBC_Lynx)|Shield]]|||-|}  J21 is a 0.200-inch pitch 3-pin shrouded header (Phoenix 1755749 MSTBVA2.5/3-G5.08). Please refer to the following table for the detailed pinout.{|class="wikitable" style="text-align: center;"|+CAN interface on J21|-!Pin #!Internal connection!Signal name!Notes|-| 1||not connected||n/a|||-| 2||MPUARTx_B, MPUARTx_Z||Non-inverting receiver input, non-inverting driver output|||-| 3||not connected||n/a|||-| 4||not connected||n/a|||-| 5||DGND||Ground|||-| 6||not connected||n/a|||-| 7||not connected||n/a|||-| 8||MPUARTx_A, MPUARTx_Y||Inverting receiver input, inverting driver output|||-| 9||not connected||n/a|||-| SH1, SH2||PCB_GND_RNG||[[Grounding_(SBC_Lynx)|Shield]]|||-|}
==CPU ONOFF / Power reset connector (J50)==
4,650
edits