Open main menu

DAVE Developer's Wiki β

Changes

Category:BoraLite

305 bytes added, 09:38, 18 October 2022
no edit summary
[[Category:BORA Lite]]
<div style="clear:right; margin-bottom: .5em; float: right; padding: .5em 0 .8em 1.4em; background: none;">
__TOC__
</div>
 
{{ObsoleteWikiPage|link=BORA Lite SOM}}
= BORA Lite Xilinx ZYNQ XC7Z007S/14S or XC7Z010/020 SOM module =
| '''Electrical Schematics'''
|
* [[Design_Overview_Processor_and_memory_subsystem_(BoraLite) | Design OverviewProcessor and_memory subsystem]]
* [[Processing_system_peripherals_(BoraLite) | Processing System (PS) pheripherals]]
* [[Programmable_logic_(BoraLite) | Programmable Logic (PL) ]]
| '''Mechanical Documentation'''
|
* [https://wwwmirror.dave.eu/sitesbora/defaulthw/filesBoraXEVB/files/boraLiteboraxevb-2D-CS143714.dxf.zip BORA 2D Mechanical Drawing (DXF format)]* [https://wwwmirror.dave.eu/systembora/fileshw/area-riservataBoraXEVB/boraLite_stpboraxevb_3D_step_cs143714.zip BORA 3D Mechanical Drawing (STEP format)]
|'''Carrier Board design'''
|
* [https://mirror.dave.eu/bora/hw/BoraXEVB/S-EVBBX0000C0R-1.6.1_color.pdf Carrier board electrical schematics]
* [[Carrier_board_design_guidelines_(SOM) | General carrier board design guidelines]]
* [[Integration_guide_(Bora/BoraX/BoraLite)|BORA Lite specific integration guidelines]]
* [[Physical_devices_mapping_(BELK/BXELK) | Device mapping (Evaluation Kit BELK/BXELK)]]
| '''Thermal & Power Management
|'''
8,221
edits