767
edits
Changes
→AXEL ULTRA NXP/Freescale i.MX6 CPU module
<div style="clear:right; margin-bottom: .5em; float: right; padding: .5em 0 .8em 1.4em; background: none;">
__TOC__
= AXEL ULTRA NXP/Freescale i.MX6 CPU module =
[[File:Axel-01.png|200px|frameless|border|left]]
AXEL ULTRA is the new top-class Single - Dual - Quad Core ARM Cortex-A9 CPU module by '''DAVE Embedded Systems''', based on the recent NXP/Freescale i.MX6 application processor. Thanks to AXEL ULTRA, customers have the chance to save time and resources by using a compact solution that permits to reach scalable performances that perfectly fits the application requirements avoiding complexities on the carrier board.
The use of this processor enables extensive system-level differentiation of new applications in many industry fields, where high-performance and extremely compact form factor (85mm x 50mm) are key factors. Smarter system designs are made possible, following the trends in functionalities and interfaces of the new, state-of-the-art embedded products. AXEL ULTRA offers great computational power, thanks to the rich set of peripherals, the Scalable ARM Cortex-A9 together with a large set of high-speed I/Os (up to 5GHz).
[http://www.dave.eu/dave-cpu-module-imx6-axel.html Axel Ultra] is a family of system-on-modules that belongs to [http://www.dave.eu/sites/default/files/files/ARM_comparison_table.pdf '''DAVE Embedded Systems''' ''Ultra'' Line product class].
It is based on NXP i.MX6 Solo/Dual/Quad application processor. [[Hardware Manual (AxelUltra) | Axel Ultra Hardware Manual]] provides detailed information about hardware interfaces and characteristics. This document will provide a functional overview of the module and will focus on system-related issues.
Please visit [http://www.dave.eu/products/som/freescale/imx6_axel-ultra AXEL ULTRA Web Page] for more product information.
== Main Features ==
* Video encode/decode capabilities
| align="center" style="background:#f0f0f0;"|'''Feature'''
| align="center" style="background:#f0f0f0;"|'''Specifications'''
| Expansion bus || One PCI Express 2.0 lane with integrated PHY (5.0 GT/s Endpoint/Root Complex operations) ||
|-
|}
{| class="wikitablemw-collapsible mw-collapsed" ! colspan="3" style="text-align:left" | Peripherals| -
| align="center" style="background:#f0f0f0;"|'''Feature'''
| align="center" style="background:#f0f0f0;"|'''Specifications'''
| Debug||JTAG IEEE 1149.1 Test Access Port<br>CoreSight™ and Program Trace Macrocell (PTM) ||
|-
|}
{| class="wikitablemw-collapsible mw-collapsed"! colspan="3" style=" text-align:left" | Electrical, Mechanical and Environmental Specifications| -
| align="center" style="background:#f0f0f0;"|'''Feature'''
| align="center" style="background:#f0f0f0;"|'''Specifications'''
| Connectors||3 x 140 pins 0.6mm pitch||
|-
|+ align="bottom" style="caption}| [[File:Axel-sideultra-bd-1600.png|300px|center]]| * [http: bottom" | Table//www.dave.eu/dave-cpu-module-imx6-axel.html AXEL ULTRA Web Page]* [http://www.dave.eu/sites/default/files/files/axel-ultra-leaflet.pdf AXEL ULTRA leaflet]* [http: Electrical, Mechanical and Environmental Specifications//www.dave.eu/sites/default/files/files/axel-ultra-bd.pdf AXEL ULTRA Block Diagram]
|}
==== Design Overview ==Software Documentation ==
==== Mechanicals ===AXEL ULTRA Evaluation Kit =
= Stay tuned with updates: AXEL ULTRA's RSS Feed =Please refer subscribe to [[Pinout (AxelUltra)|this page]] for more detailsthe <newsfeedlink feed="Axel Pages Updates" format="rss">Axel Pages Updates</newsfeedlink> RSS Feed using your favourite RSS reader to be notified on '''wiki pages updates related to AXEL'''.
= Index of topics about AXEL ULTRA SoM =
This category collects all the pages specific to AXEL ULTRA modules and related carrier boards.