Changes

Jump to: navigation, search

Carrier board design guidelines (SOM)

21 bytes added, 09:46, 23 October 2012
Case #2: PHY is not integrated on SOM and a RGMII PHY is used
* If less than minimum gap is used, use a GND trace for improve trace separation
==== Case #2: PHY is not integrated on SOM and a RGMII PHY is used ====
This section refers to the case of PHY is not integrated on SOM and a interfaced through RGMII Gigabit Ethernet PHY (this solution is used such as implemented on [[Maya SOM|NaonNaonEVB-Mid]]for example).
===== Schematics =====
* Add series resistors (RPACK resistors recommended) to RGMII lines

Navigation menu